The Week Of Monday 9 December 2024 Archives by thread
Starting: Mon Dec 9 00:01:48 PST 2024
Ending: Sun Dec 15 23:59:40 PST 2024
Messages: 6284
- [llvm] [MC][Mips] Fix wrong assumption about `Immediate` operand. (PR #119056)
YunQiang Su via llvm-commits
- [llvm] [TRI][RISCV] Add methods to get common register class of two registers (PR #118435)
Pengcheng Wang via llvm-commits
- [llvm] [SelectOpt] Add support for AShr/LShr operands (PR #118495)
David Green via llvm-commits
- [llvm] [AArch64] Fix range check for STGPostIndex (PR #117146)
David Green via llvm-commits
- [llvm] [AMDGPU] Refactored code for handling dynamic allocas with growing up stack (PR #119168)
via llvm-commits
- [llvm] [VectorCombine] Pull out TargetCostKind argument to allow globally set cost kind value (PR #118652)
David Green via llvm-commits
- [llvm] [CodeGen][NewPM] Port RegAllocEvictionAdvisor analysis to NPM (PR #117309)
Akshat Oke via llvm-commits
- [llvm] beea456 - [Mips] Fix result type of MAdd/MSub nodes (#117455)
via llvm-commits
- [llvm] [Mips] Fix result type of MAdd/MSub nodes (PR #117455)
YunQiang Su via llvm-commits
- [lld] [lld][wasm] Clear lazyBitcodeFiles while resetting context (PR #118440)
Anutosh Bhat via llvm-commits
- [llvm] [AMDGPU] Rewrite GFX12 SGPR hazard handling to dedicated pass (PR #118750)
Carl Ritson via llvm-commits
- [llvm] [AArch64] Handle ANY_EXTEND in BuildShuffleExtendCombine (PR #118308)
David Green via llvm-commits
- [llvm] 9a415f6 - [GlobalISel] Fold ptrtoint(undef) and inttoptr(undef) to undef. (#119073)
via llvm-commits
- [llvm] [GlobalISel] Fold ptrtoint(undef) and inttoptr(undef) to undef. (PR #119073)
David Green via llvm-commits
- [llvm] [VPlan] Dispatch to multiple exit blocks via middle blocks. (PR #112138)
David Sherwood via llvm-commits
- [llvm] [GlobalISel] Combine away G_UNMERGE(G_IMPLICITDEF). (PR #119183)
David Green via llvm-commits
- [llvm] [SROA] Rewrite invariant group intrinsics after splitting alloca (PR #107557)
Antonio Frighetto via llvm-commits
- [llvm] [AArch64][SVE] Add partial reduction SDNodes (PR #117185)
James Chesterman via llvm-commits
- [compiler-rt] [ASan] Honor `allocator_may_return_null` when set through user-function and fix large alloc edge case (PR #117929)
via llvm-commits
- [llvm] [TRI] Remove reserved registers in getRegPressureSetLimit (PR #118787)
Craig Topper via llvm-commits
- [llvm] Reland #118503: [Offload] Introduce offload-tblgen and initial new API implementation (PR #118614)
Nikita Popov via llvm-commits
- [llvm] [RegAlloc] Scale the spill weight by the weight of register class (PR #113675)
Pengcheng Wang via llvm-commits
- [polly] [Polly] Disable vectorization for Polly's fallback loops (PR #119185)
Karthika Devi C via llvm-commits
- [llvm] [Support] Use std::filesystem::remove_all() in remove_directories() (PR #119146)
Martin Storsjö via llvm-commits
- [llvm] 62a25a4 - [InstSimplify] Remove foldSelectWithBinaryOp (#118913)
via llvm-commits
- [llvm] Remove simplifySelectInst/foldSelectWithBinaryOp (PR #118913)
Nikita Popov via llvm-commits
- [llvm] [LLVM] Update sanitizers maintainers (PR #119165)
Nikita Popov via llvm-commits
- [polly] [Polly] Disable vectorization for Polly's fallback loops (PR #119188)
Karthika Devi C via llvm-commits
- [llvm] f9d6d46 - [AMDGPU] Add assembler/disassembler support for v_dual_dot2acc_f32_bf16 (#118984)
via llvm-commits
- [llvm] [AMDGPU] Add assembler/disassembler support for v_dual_dot2acc_f32_bf16 (PR #118984)
Jay Foad via llvm-commits
- [llvm] [LoopVectorizer] Add support for partial reductions (PR #92418)
Sam Tebbs via llvm-commits
- [llvm] [AArch64][SVE] Fold ADD+CNTB to INCB and DECB (PR #118280)
Sjoerd Meijer via llvm-commits
- [clang] [llvm] [clang] Implement pragma clang section on COFF targets (PR #112714)
David Spickett via llvm-commits
- [libclc] [llvm] [polly] [llvm] Move sub-project lead maintainers into their own Maintainers.md files (PR #118309)
Tobias Grosser via llvm-commits
- [llvm] [VPlan] Impl VPlan-based pattern match for ExtendedRed and MulAccRed (NFCI) (PR #113903)
Florian Hahn via llvm-commits
- [llvm] Reland "[InstSimplify] Add basic constant folding for `llvm.sincos`" (PR #119192)
Benjamin Maxwell via llvm-commits
- [compiler-rt] [win/asan] GetInstructionSize: Fix `41 81 7c ...` to return 9. (PR #117828)
via llvm-commits
- [compiler-rt] [win/asan] GetInstructionSize: Make `F6 C1 XX` a generic entry. (PR #118144)
via llvm-commits
- [compiler-rt] [CFI] update ignorelist to work with libstdc++ make_shared (PR #118599)
Jonathan Wakely via llvm-commits
- [compiler-rt] [compiler-rt][AArch64] NFCI: Remove sme-abi-vg.c (PR #119193)
Sander de Smalen via llvm-commits
- [llvm] [LV] Add initial support for vectorizing literal struct return values (PR #109833)
Benjamin Maxwell via llvm-commits
- [llvm] [CodeGen] Introduce MI flag for Live Range split instructions (PR #117543)
Christudasan Devadasan via llvm-commits
- [llvm] [LoopVectorize] Vectorize select-cmp reduction pattern for increasing integer induction variable (PR #67812)
Mel Chen via llvm-commits
- [llvm] 9aa7041 - [X86] Canonicalize VPERMV3 to VPERMV if both sources are the same.
Simon Pilgrim via llvm-commits
- [llvm] [Hexagon] Add support for addrspacecast lowering (PR #119195)
Santanu Das via llvm-commits
- [llvm] [IVDescriptors][NFC] Remove the number check of cmp select pattern for min/max reduction. (PR #118943)
Mel Chen via llvm-commits
- [llvm] DSE: lift limitation on sizes being non-scalable (PR #110670)
Ramkumar Ramachandra via llvm-commits
- [llvm] LAA: generalize strides over unequal type sizes (PR #108088)
Ramkumar Ramachandra via llvm-commits
- [llvm] [InstCombine] Fold (trunc X to i1) & !iszero(X & Pow2)) -> (X & (1 | Pow2)) == (1 | Pow2) (PR #119196)
Andreas Jonson via llvm-commits
- [llvm] [AMDGPU] fix SIPeepholeSDWA optimization for fp16 (PR #109395)
Pankaj Dwivedi via llvm-commits
- [llvm] Reapply "[AMDGPU] prevent shrinking udiv/urem if either operand is in… (PR #118928)
Jan Patrick Lehr via llvm-commits
- [llvm] 6a52a51 - [X86] IceLakeServer - fix port usage for PINSR instructions
Simon Pilgrim via llvm-commits
- [llvm] IVDesc: unify RecurKinds IAnyOf and FAnyOf (PR #118393)
Mel Chen via llvm-commits
- [llvm] 8630a7b - Reapply "[DAGCombiner] Add support for scalarising extracts of a vector setcc (#117566)" (#118823)
via llvm-commits
- [llvm] Reapply "[DAGCombiner] Add support for scalarising extracts of a vector setcc (#117566)" (PR #118823)
David Sherwood via llvm-commits
- [clang] [lld] [lldb] [llvm] Rework the `Option` library to reduce dynamic relocations (PR #119198)
Chandler Carruth via llvm-commits
- [llvm] CodeGen: Eliminate dynamic relocations in the register superclass tables. (PR #119122)
Jay Foad via llvm-commits
- [llvm] [llvm][NFC] Cleanup AtomicInfo (PR #119199)
via llvm-commits
- [llvm] Store sysreg names in-line with their descriptors. (PR #119157)
Chandler Carruth via llvm-commits
- [llvm] 99f6ca9 - [AArch64] Implement intrinsics for SME FP8 FMOPA (#118115)
via llvm-commits
- [clang] [llvm] [AArch64] Implement intrinsics for SME FP8 FMOPA (PR #118115)
via llvm-commits
- [llvm] 24561f4 - Reland "[InstSimplify] Add basic constant folding for `llvm.sincos`" (#119192)
via llvm-commits
- [compiler-rt] fbbea89 - [profile] Perform pointer arithmetic in uintptr_t (#118944)
via llvm-commits
- [compiler-rt] [profile] Perform pointer arithmetic in uintptr_t (PR #118944)
Nikita Popov via llvm-commits
- [lld] [lld][ELF] Extend profile guided function ordering to ELF binaries (PR #117514)
via llvm-commits
- [llvm] 46e04f7 - [MemorySSA] Handle MemoryDef optimized away during cloning (#117883)
via llvm-commits
- [llvm] [MemorySSA] Handle MemoryDef optimized away during cloning (PR #117883)
Nikita Popov via llvm-commits
- [lld] 457e14b - [LLD][ARM] Arm v6-m should not use short Thunks. (#118111)
via llvm-commits
- [lld] [LLD][ARM] Arm v6-m should not use short Thunks. (PR #118111)
Peter Smith via llvm-commits
- [compiler-rt] bbd99d9 - [compiler-rt][AArch64] NFCI: Remove sme-abi-vg.c (#119193)
via llvm-commits
- [clang] [llvm] Add processor aliases back to -print-supported-cpus and -mcpu=help (PR #118581)
Jonathan Thackray via llvm-commits
- [llvm] [VPlan] Expand VPWidenIntOrFpInductionRecipe into separate recipes (PR #118638)
Mel Chen via llvm-commits
- [llvm] [VPlan] Delay adding canonical IV increment. (PR #82270)
Florian Hahn via llvm-commits
- [llvm] [AMDGPU] New GFX11+ aliases v_dot4_i32_i8 and v_dot8_i32_i4 (PR #118997)
Jay Foad via llvm-commits
- [llvm] 20d4742 - [LoongArch] Pre-commit tests for vector type llvm.bitreverse. NFC (#118053)
via llvm-commits
- [llvm] [LoongArch] Pre-commit tests for vector type llvm.bitreverse. NFC (PR #118053)
via llvm-commits
- [llvm] [LoongArch] Optimize vector bitreverse using scalar bitrev and vshuf4i (PR #118054)
via llvm-commits
- [flang] [llvm] [flang][OpenMP]Add support for fail clause (PR #118683)
Mats Petersson via llvm-commits
- [llvm] 1004496 - [AMDGPU] New GFX11+ aliases v_dot4_i32_i8 and v_dot8_i32_i4 (#118997)
via llvm-commits
- [llvm] [SPIR-V] Improve general validity of emitted code between passes (PR #119202)
Vyacheslav Levytskyy via llvm-commits
- [llvm] 078b60d - [X86] Only fold to v16i32 VPDPWSSD on targets with useAVX512Regs enabled.
Simon Pilgrim via llvm-commits
- [llvm] [DAGCombiner] Fix to avoid writing outside original store in ReduceLoadOpStoreWidth (PR #119203)
Björn Pettersson via llvm-commits
- [llvm] [BOLT][AArch64] Support for pointer authentication (PR #117578)
Gergely Bálint via llvm-commits
- [clang] [llvm] [AArch64] Add intrinsics for SME FP8 FDOT LANE instructions (PR #118492)
Jonathan Thackray via llvm-commits
- [llvm] 7831c5e - [VectorCombine] Pull out TargetCostKind argument to allow globally set cost kind value (#118652)
via llvm-commits
- [llvm] 00b07aa - [Hexagon][NFC] Switch regalloc-bad-undef.mir to use generated CHECKs
Wang Pengcheng via llvm-commits
- [llvm] [RISCV] Fix the cost of `llvm.vector.reduce.and` (PR #119160)
Luke Lau via llvm-commits
- [clang] [llvm] [AArch64] Implement FP8 SVE Intrinsics for narrowing conversions (PR #118124)
Momchil Velikov via llvm-commits
- [llvm] [ValueTracking] Handle and/or of conditions in `computeKnownFPClassFromContext` (PR #118257)
via llvm-commits
- [llvm] [AArch64] Add cost model for @experimental.vector.match (PR #118512)
Ricardo Jesus via llvm-commits
- [clang] [llvm] [RISCV] Add stack clash protection (PR #117612)
Raphael Moreira Zinsly via llvm-commits
- [llvm] e529681 - [NFC][Utils] Clone basic blocks after we're done with metadata in CloneFunctionInto (#118621)
via llvm-commits
- [llvm] [NFC][Utils] Clone basic blocks after we're done with metadata in CloneFunctionInto (PR #118621)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Utils] Extract BuildDebugInfoMDMap from CloneFunctionInto (PR #118622)
Artem Pianykh via llvm-commits
- [llvm] [mlir] [MLIR][OpenMP] Lowering nontemporal clause to LLVM IR for SIMD directive (PR #118751)
Kaviya Rajendiran via llvm-commits
- [llvm] Add script for mapping github logins to emails (PR #118834)
Renato Golin via llvm-commits
- [clang] [llvm] [WebAssembly] Add `-i128:128` to the `datalayout` string. (PR #119204)
Dan Gohman via llvm-commits
- [llvm] [AMDGPU][Scheduler] Refactor VGPR rematerialization during scheduling (PR #118722)
Lucas Ramirez via llvm-commits
- [llvm] [AMDGPU] New GFX12 aliases lds_direct_load and lds_param_load (PR #119205)
Jay Foad via llvm-commits
- [llvm] 9328cc0 - [VectorCombine] Add explicit CostKind to all getShuffleCost calls. NFC.
Simon Pilgrim via llvm-commits
- [llvm] 37cb9bd - [VectorCombine] Add explicit CostKind to all getArithmeticInstrCost calls. NFC.
Simon Pilgrim via llvm-commits
- [llvm] [AArch64][machine-scheduler][Neoverse-N2] fdiv is blocking (PR #119206)
via llvm-commits
- [llvm] [MachineLICM] Fix the check for high register pressure (PR #118780)
Mikhail Gudim via llvm-commits
- [llvm] [llvm][TableGen] Fix misleading error for invalid use of let (PR #118616)
Rahul Joshi via llvm-commits
- [lld] [lld][ELF] Resolve Symbols with same comdat index as Defined Symbols (PR #115140)
via llvm-commits
- [clang] [llvm] [AArch64] Implement intrinsics for SME FP8 FMLAL/FMLALL (Indexed) (PR #118549)
via llvm-commits
- [clang] [llvm] [AArch64] Implement intrinsics for SME FP8 FMLAL/FMLALL (single) (PR #118869)
via llvm-commits
- [llvm] [AArch64] Improve bf16 fp_extend lowering. (PR #118966)
Nashe Mncube via llvm-commits
- [llvm] 1db2d57 - [llvm][TableGen] Fix misleading error for invalid use of let (#118616)
via llvm-commits
- [llvm] b3e4987 - [VectorCombine] Add explicit CostKind to all getCmpSelInstrCost calls. NFC.
Simon Pilgrim via llvm-commits
- [compiler-rt] [compiler-rt][AArch64] NFCI: Simplify __arm_get_current_vg. (PR #119210)
Sander de Smalen via llvm-commits
- [llvm] Fix warnings while building llvm against emscripten for web assembly (PR #118262)
Anutosh Bhat via llvm-commits
- [llvm] 54c6a59 - [VectorCombine] Add explicit CostKind to all getMemoryOpCost calls. NFC.
Simon Pilgrim via llvm-commits
- [llvm] [llvm][Support][Windows] Avoid crash calling remove_directories() (PR #118677)
Pavel Labath via llvm-commits
- [llvm] [AMDGPU] Add GFX12 assembler/disassembler support for v_dual_dot2acc_* (PR #119211)
Jay Foad via llvm-commits
- [llvm] de759d6 - [TTI] TargetTransformInfo::getPointersChainCost - fix formatting. NFC.
Simon Pilgrim via llvm-commits
- [polly] 788d5a5 - [polly] Add a Maintainers.md file
David Spickett via llvm-commits
- [clang] [llvm] [LLVM][Clang][AArch64] Implement AArch64 build attributes (PR #118771)
Oliver Stannard via llvm-commits
- [libclc] [llvm] [llvm] Move sub-project lead maintainers into their own Maintainers.md files (PR #118309)
David Spickett via llvm-commits
- [libclc] [llvm] [libclc] Add Maintainers.md for libclc (PR #118309)
David Spickett via llvm-commits
- [llvm] [LoopVectorize] Don't discount instructions scalarized due to tail folding (PR #109289)
John Brawn via llvm-commits
- [llvm] [AMDGPU] New GFX12 aliases bvh_intersect_ray and similar (PR #119213)
Jay Foad via llvm-commits
- [clang] [llvm] [ConstantFolding] Infer getelementptr nuw flag (PR #119214)
Nikita Popov via llvm-commits
- [llvm] [docs] Add a brief description of using -fveclib to enable some math library vectorizations (PR #119215)
Simon Pilgrim via llvm-commits
- [llvm] [AArch64] Fixup destructive floating-point precision conversions (PR #118788)
via llvm-commits
- [llvm] 254d206 - Revert "Reapply "[AMDGPU] prevent shrinking udiv/urem if either operand is in… (#118928)"
Joseph Huber via llvm-commits
- [llvm] [AArch64] Add immediate range checks for more MTE instructions (PR #119216)
Oliver Stannard via llvm-commits
- [llvm] 9ddc31d - [AMDGPU] New GFX12 aliases lds_direct_load and lds_param_load (#119205)
via llvm-commits
- [llvm] 0bb7bd4 - [AArch64] Runtime-unroll small load/store loops for Apple Silicon CPUs. (#118317)
via llvm-commits
- [llvm] [AArch64] Runtime-unroll small load/store loops for Apple Silicon CPUs. (PR #118317)
Florian Hahn via llvm-commits
- [llvm] [WebAssembly] Handle symbols in `.init_array` sections (PR #119127)
George Stagg via llvm-commits
- [llvm] [AMDGPU] Fix FMA Combine (PR #119217)
Piotr Sobczak via llvm-commits
- [llvm] 70e343b - [gn build] Port 0e34f3f4968d
LLVM GN Syncbot via llvm-commits
- [llvm] 9e6e7c6 - [gn build] Port f22ecdd9b994
LLVM GN Syncbot via llvm-commits
- [llvm] [LV]: Teach LV to recursively (de)interleave. (PR #89018)
Hassnaa Hamdi via llvm-commits
- [llvm] [LV] Ignore some costs when loop gets fully unrolled (PR #106699)
Igor Kirillov via llvm-commits
- [llvm] [LV][VPlan] Add initial support for CSA vectorization (PR #106560)
Michael Maitland via llvm-commits
- [llvm] [AMDGPU][SDAG] Try folding "lshr i64 + mad" to "mad_[iu]64_[iu]32" (PR #119218)
Vikram Hegde via llvm-commits
- [llvm] [IVDescriptors][NFC] Refactor getReductionOpChain to remove the dependency of non-arithmetic reductions on getOpcode. (PR #118777)
David Sherwood via llvm-commits
- [llvm] [BOLT][merge-fdata] Fix basic sample profile aggregation without LBR info (PR #118481)
Tibor Dusnoki via llvm-commits
- [llvm] [SelectionDAG] Legalize vector types for atomic load (PR #111414)
via llvm-commits
- [llvm] 290a111 - [docs] Add a brief description of using -fveclib to enable some math library vectorizations (#119215)
via llvm-commits
- [llvm] [SPARC][IAS] Add support for `call dest, imm` form (PR #119078)
via llvm-commits
- [llvm] d1cf86f - [AMDGPU] Add GFX12 assembler/disassembler support for v_dual_dot2acc_* (#119211)
via llvm-commits
- [llvm] [docs] Add guide for Undefined Behavior (PR #119220)
Nuno Lopes via llvm-commits
- [llvm] [LV] Teach LoopVectorizationLegality about struct vector calls (PR #119221)
Benjamin Maxwell via llvm-commits
- [clang] [llvm] [AArch64] Implement FP8 SVE intrinsics for widening conversions (PR #118123)
Momchil Velikov via llvm-commits
- [clang] [llvm] [AArch64] Implements FP8 SVE intrinsics for dot-product (PR #118125)
Momchil Velikov via llvm-commits
- [clang] [llvm] [AArch64] Implement FP8 SVE intrinsics for fused multiply-add (PR #118126)
Momchil Velikov via llvm-commits
- [llvm] cc569a3 - [AA] Export the isBaseOfObject() API (NFC)
Nikita Popov via llvm-commits
- [llvm] Add support for CHERI "purecap" as an environment in target triples. (PR #118927)
Alexander Richardson via llvm-commits
- [llvm] [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (PR #101294)
Simon Pilgrim via llvm-commits
- [llvm] [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (PR #101294)
Craig Topper via llvm-commits
- [llvm] [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (PR #101294)
via llvm-commits
- [llvm] [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (PR #101294)
Yingwei Zheng via llvm-commits
- [llvm] [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (PR #101294)
Luke Lau via llvm-commits
- [llvm] [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (PR #101294)
Yingwei Zheng via llvm-commits
- [llvm] [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (PR #101294)
Luke Lau via llvm-commits
- [llvm] [CodeGen] Fix lpad padding at section start after empty block (PR #112595)
Fabian Parzefall via llvm-commits
- [llvm] [LLVM][IR] Add support for vector ConstantInt/FP to ConstandFolding:FoldBitCast. (PR #117163)
David Sherwood via llvm-commits
- [llvm] 24feee6 - [AMDGPU] New GFX12 aliases bvh_intersect_ray and similar (#119213)
via llvm-commits
- [llvm] 646d185 - [LV] Pre-commit extra test for fixed width VF fully unrolled loop cost model change
Igor Kirillov via llvm-commits
- [llvm] [memprof] Use std::make_unique in unit tests (NFC) (PR #119175)
Teresa Johnson via llvm-commits
- [llvm] 10f315d - [ConstantFolding] Infer getelementptr nuw flag (#119214)
via llvm-commits
- [llvm] [memprof] Use namespace scopes in unit tests (NFC) (PR #119176)
Teresa Johnson via llvm-commits
- [clang] [llvm] [InstCombine] Infer nuw for gep inbounds from base of object (PR #119225)
Nikita Popov via llvm-commits
- [llvm] AMDGPU: Propagate amdgpu-max-num-workgroups attribute (PR #113018)
Shilei Tian via llvm-commits
- [clang] [llvm] [Loads] Check context instruction for context-sensitive derefability (PR #109277)
Danila Malyutin via llvm-commits
- [llvm] 664a226 - AMDGPU: Propagate amdgpu-max-num-workgroups attribute (#113018)
via llvm-commits
- [llvm] AMDGPU: Mark grid size loads with range metadata (PR #113019)
Matt Arsenault via llvm-commits
- [llvm] [AArch64][SME2] Add FORM_STRIDED_TUPLE pseudo nodes (PR #116399)
Sander de Smalen via llvm-commits
- [llvm] [AMDGPU][True16][MC] support more VOP3 inst in true16/fake16 format (PR #113603)
Brox Chen via llvm-commits
- [llvm] AMDGPU: Verify function type matches when matching libcalls (PR #119043)
Matt Arsenault via llvm-commits
- [llvm] [AMDGPU][Attributor] Make `AAAMDFlatWorkGroupSize` honor existing attribute (PR #114357)
Shilei Tian via llvm-commits
- [llvm] 009368f - AMDGPU: Mark grid size loads with range metadata (#113019)
via llvm-commits
- [llvm] [DomTreeUpdater] Move critical edge splitting code to updater (PR #115111)
Jakub Kuderski via llvm-commits
- [llvm] fea7b65 - [RISCV] Add Vendor Reloc and Fallback Names (#116974)
via llvm-commits
- [llvm] [RISCV] Add Vendor Reloc and Fallback Names (PR #116974)
Sam Elliott via llvm-commits
- [flang] [llvm] [Flang][OpenMP] Fix allocating arrays with size intrinisic (PR #119226)
via llvm-commits
- [clang] [llvm] [RISCV][VLS] Support RISCV VLS calling convention (PR #100346)
Brandon Wu via llvm-commits
- [llvm] [WIP][AMDGPU] combine uniform AMDGPU lane Intrinsics (PR #116953)
Pankaj Dwivedi via llvm-commits
- [llvm] AMDGPU/GlobalISel: AMDGPURegBankSelect (PR #112863)
Petar Avramovic via llvm-commits
- [llvm] [MISched] Compare right next cluster node (PR #116584)
Michael Maitland via llvm-commits
- [llvm] [MIPS]Initial support for MIPS16 assembly. (PR #108681)
Jesse D via llvm-commits
- [clang] [llvm] [openmp] [OpenMP] Use generic IR for the OpenMP DeviceRTL (PR #119091)
Joseph Huber via llvm-commits
- [libcxx] [llvm] [libc++][C++03] Use `__cxx03/` headers in C++03 mode (PR #109002)
Nikolas Klauser via llvm-commits
- [llvm] [MC] Fix DWARF file table for files with empty DWARF (#119020) (PR #119229)
Aleksei Vetrov via llvm-commits
- [clang] [llvm] [PowerPC] Update data layout aligment of i128 to 16 (PR #118004)
Lei Huang via llvm-commits
- [llvm] [AMDGPU] Support s_endpgm_ordered_ps_done on GFX11 (PR #119230)
Jay Foad via llvm-commits
- [llvm] [AMDGPU] Handle hazard in v_scalef32_sr_fp4_* conversions (PR #118589)
Pravin Jagtap via llvm-commits
- [llvm] [MachineSink] Add capability for aggressive loop sinking (PR #117247)
Jeffrey Byrnes via llvm-commits
- [llvm] [AArch64] Combine and and lsl into ubfiz (PR #118974)
Cullen Rhodes via llvm-commits
- [clang] [llvm] [AArch64][FMV] Add missing feature dependencies and detect at runtime. (PR #119231)
Alexandros Lamprineas via llvm-commits
- [llvm] 85142f5 - [AMDGPU][True16][CodeGen] support for true16 for vinterp 16bit instructions (#116702)
via llvm-commits
- [llvm] [AMDGPU][True16][CodeGen] support for true16 for vinterp 16bit instructions (PR #116702)
Brox Chen via llvm-commits
- [llvm] [NFC][Utils] Extract CloneFunctionMetadataInto from CloneFunctionInto (PR #118623)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Utils] Extract CloneFunctionBodyInto from CloneFunctionInto (PR #118624)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Utils] Eliminate DISubprogram set from BuildDebugInfoMDMap (PR #118625)
Artem Pianykh via llvm-commits
- [llvm] [Utils] Identity map global debug info on first use in CloneFunction* (PR #118627)
Artem Pianykh via llvm-commits
- [llvm] [Coro] Prebuild a global debug info set and share it between all coroutine clones (PR #118628)
Artem Pianykh via llvm-commits
- [llvm] [Analysis] Add DebugInfoCache analysis (PR #118629)
Artem Pianykh via llvm-commits
- [llvm] [Coro] Use DebugInfoCache to speed up cloning in CoroSplitPass (PR #118630)
Artem Pianykh via llvm-commits
- [llvm] [mlir] Revert "Revert "[mlir python] Add nanobind support (PR #119232)
Maksim Levental via llvm-commits
- [llvm] [Coro] Amortize debug info processing cost in CoroSplit (PR #109032)
Artem Pianykh via llvm-commits
- [compiler-rt] 213c90d - [win/asan] GetInstructionSize: Fix `41 81 7c ...` to return 9. (#117828)
via llvm-commits
- [compiler-rt] bf6f1ca - [win/asan] GetInstructionSize: Make `F6 C1 XX` a generic entry. (#118144)
via llvm-commits
- [llvm] [DXIL][ShaderFlags] Add analysis for WaveOps flag (PR #118140)
Finn Plummer via llvm-commits
- [llvm] b6c22a4 - Add processor aliases back to -print-supported-cpus and -mcpu=help (#118581)
via llvm-commits
- [clang] [lldb] [llvm] Extending LLDB to work on AIX (PR #102601)
via llvm-commits
- [llvm] [SanitizerCoverage] Avoid unnecessary inttoptr (PR #119097)
Alexander Richardson via llvm-commits
- [llvm] 4646cab - [SanitizerCoverage] Avoid unnecessary inttoptr
via llvm-commits
- [clang] [llvm] Reland - [Driver][SYCL] Add initial SYCL offload compilation support … (PR #117268)
Tom Honermann via llvm-commits
- [llvm] [TargetLowering] Return Align from getByValTypeAlignment (NFC) (PR #119233)
Sergei Barannikov via llvm-commits
- [llvm] 57545db - [Fuchsia][cmake] Allow using FatLTO when building runtimes (#112277)
via llvm-commits
- [llvm] Fix crash due to un-checked error in LVReaderHandler::handleArchive method (PR #118951)
Carlos Alberto Enciso via llvm-commits
- [llvm] [Offload][AMDGPU] accept generic target (PR #118919)
via llvm-commits
- [clang] [llvm] [DebugInfo] Place local ODR-uniqued types in decl DISubprograms (PR #119001)
Jeremy Morse via llvm-commits
- [llvm] 1708519 - [memprof] Use std::make_unique in unit tests (NFC) (#119175)
via llvm-commits
- [llvm] 624e89b - [memprof] Use namespace scopes in unit tests (NFC) (#119176)
via llvm-commits
- [llvm] [LV][EVL] Support cast instruction with EVL-vectorization (PR #108351)
Florian Hahn via llvm-commits
- [llvm] [BOLT] Detect Linux kernel version if the binary is a Linux kernel (PR #119088)
via llvm-commits
- [clang] [llvm] [HLSL] Implement SV_GroupThreadId semantic (PR #117781)
Zhengxing li via llvm-commits
- [clang] [llvm] [HLSL] Implement `WaveActiveAllTrue` Intrinsic (PR #117245)
Ashley Coleman via llvm-commits
- [llvm] [CodeGen][PM] Initialize analyses with isAnalysis=true (PR #118779)
Arthur Eubanks via llvm-commits
- [llvm] [SelectOpt] Support BinOps with SExt operands. (PR #115879)
Florian Hahn via llvm-commits
- [llvm] [Instructions] cache computed shufflevector properties (PR #115536)
Princeton Ferro via llvm-commits
- [llvm] Fix signal handling for platforms without SA_ONSTACK (PR #118962)
Artem Belevich via llvm-commits
- [llvm] 337936a - [LV] Ignore some costs when loop gets fully unrolled (#106699)
via llvm-commits
- [llvm] [LoopVersioning] Add a check to see if the input loop is in LCSSA form (PR #116443)
Arthur Eubanks via llvm-commits
- [libcxxabi] [llvm] [libc++abi] Enable demangling of `cp` expression production (PR #114882)
Nick Desaulniers via llvm-commits
- [compiler-rt] [ubsan-minimal] Switch to weak symbols for callbacks to allow overriding in client code (PR #119242)
Kirill Stoimenov via llvm-commits
- [clang] [llvm] Reapply "[AMDGPU] Infer amdgpu-no-flat-scratch-init attribute in AMDGPUAttributor (#94647)" (PR #118907)
Jun Wang via llvm-commits
- [llvm] [AMDGPU][True16][CodeGen] build_vector pattern in true16 (PR #118904)
Brox Chen via llvm-commits
- [llvm] 9099d69 - [Vectorize] Fix a warning
Kazu Hirata via llvm-commits
- [clang] [llvm] [HLSL] Disallow named struct types as parameters in target extension types (PR #115971)
Joshua Batista via llvm-commits
- [lld] [lld][MachO] rename to bp-* options for SectionOrderer (PR #118594)
Ellis Hoag via llvm-commits
- [llvm] [libc] add multi-platform pre-commit github actions (PR #119104)
Nick Desaulniers via llvm-commits
- [llvm] bef5623 - [WinMsvc] Update `-fms-compatibility-version`
Shoaib Meenai via llvm-commits
- [llvm] Match range check pattern with SExt (PR #118910)
Matthias Braun via llvm-commits
- [llvm] [MachineLICM] Precommit a test showing wrong behaviour. (PR #118783)
Mikhail Gudim via llvm-commits
- [llvm] [msan] Support NEON vector multiplication instructions (PR #117944)
Thurston Dang via llvm-commits
- [llvm] [AMDGPU][True16][MC] revoke script update patch (PR #119247)
Brox Chen via llvm-commits
- [llvm] [Passes] Always run LowerMatrixIntrinsics, request EarlyCSE on demand. (PR #118507)
Arthur Eubanks via llvm-commits
- [compiler-rt] [sanitizer] Fix type in some Min() calls (PR #119248)
Stefan Schulze Frielinghaus via llvm-commits
- [llvm] SimplifyLibCalls: Use default globals address space when building new global strings. (PR #118729)
Jessica Clarke via llvm-commits
- [llvm] [M68k] add 32 bit branch instrs and relaxations (PR #117371)
via llvm-commits
- [llvm] [MachineLateInstrsCleanup] Handle multiple kills for a preceding definition. (PR #119132)
Jonas Paulsson via llvm-commits
- [clang] [llvm] Support for dispatch construct (Sema & Codegen) support. (PR #117904)
via llvm-commits
- [llvm] [PowerPC][AIX] Emit PowerPC version for XCOFF (PR #113214)
Amy Kwan via llvm-commits
- [llvm] [RISCV][GISel] Fallback in LowerCall for byval arguments. (PR #119251)
Craig Topper via llvm-commits
- [clang] [llvm] [HLSL] Do not print details in IR for target extension types (PR #115971)
Joshua Batista via llvm-commits
- [llvm] [AMDGPU][True16][MC] remove duplicated test line in VOP2 test (PR #117195)
Brox Chen via llvm-commits
- [clang] [llvm] Revert "[Fuchsia][cmake] Allow using FatLTO when building runtimes" (PR #119252)
Paul Kirth via llvm-commits
- [llvm] 1cbd67e - Revert "[Fuchsia][cmake] Allow using FatLTO when building runtimes" (#119252)
via llvm-commits
- [llvm] [X86][FP16][BF16] Improve vectorization of fcmp (PR #116153)
via llvm-commits
- [llvm] [ADT] Skip destroying trivially destructible values in DenseMap (PR #106934)
David Blaikie via llvm-commits
- [llvm] e81130a - Revert "[AMDGPU][True16][MC] remove duplicated test line in VOP2 test (#117195)" (#119247)
via llvm-commits
- [llvm] Revert "[AMDGPU][True16][MC] update vop2 mc test with update script (… (PR #119253)
Brox Chen via llvm-commits
- [llvm] [AMDGPU][True16][MC] update vop2 mc test with update script (PR #116860)
Brox Chen via llvm-commits
- [compiler-rt] [scudo] Group type traits into a single header (NFC) (PR #118888)
via llvm-commits
- [llvm] [PGO] Fix incorrect count threshold calculation when 0% cutoff (PR #117359)
Ken Matsui via llvm-commits
- [llvm] 3b74abd - [msan] Support NEON vector multiplication instructions (#117944)
via llvm-commits
- [clang] [llvm] [HLSL][SPIRV][DXIL] Implement `WaveActiveSum` intrinsic (PR #118580)
Finn Plummer via llvm-commits
- [llvm] 0f7b3a9 - Revert "[AMDGPU][True16][MC] update vop2 mc test with update script (… (#119253)
via llvm-commits
- [clang] [llvm] SystemZ: Add support for __builtin_setjmp and __builtin_longjmp. (PR #119257)
via llvm-commits
- [llvm] [Transforms][CodeExtraction] bug fix regions with stackrestore (PR #118564)
Abhay Kanhere via llvm-commits
- [llvm] [Passes] Generalize ShouldRunExtraVectorPasses to allow re-use (NFCI). (PR #118323)
Arthur Eubanks via llvm-commits
- [llvm] [DSE] Enable initializes improvement (PR #119116)
Arthur Eubanks via llvm-commits
- [llvm] 42633cf - [SPIR-V] Improve general validity of emitted code between passes (#119202)
via llvm-commits
- [lldb] [llvm] [lldb]Implement LLDB Telemetry (PR #98528)
Vy Nguyen via llvm-commits
- [llvm] CallPromotionUtils: Correctly use IndexSize when determining the bit width of pointer offsets. (PR #119138)
Nikita Popov via llvm-commits
- [llvm] [llvm]Add a simple Telemetry framework (PR #102323)
Vy Nguyen via llvm-commits
- [llvm] [NVPTX] Add NVVMUpgradeAnnotations pass to cleanup legacy annotations (PR #119261)
Alex MacLean via llvm-commits
- [llvm] VNCoercion: Do not introduce coercions between integers and non-integral pointers. (PR #119156)
Nikita Popov via llvm-commits
- [llvm] redo update vop2 mc test with update script (PR #119263)
Brox Chen via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Thorsten Schütt via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Thorsten Schütt via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Thorsten Schütt via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Thorsten Schütt via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Amara Emerson via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Amara Emerson via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Amara Emerson via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Amara Emerson via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Amara Emerson via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Amara Emerson via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Matt Arsenault via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (PR #119265)
Craig Topper via llvm-commits
- [llvm] e55c167 - [TargetLowering] Return Align from getByValTypeAlignment (NFC) (#119233)
via llvm-commits
- [llvm] Pack out arguments into a struct (PR #119267)
via llvm-commits
- [clang] [llvm] [SystemZ][z/OS] Update autoconversion functions to improve support for UTF-8 (PR #98652)
Zibi Sarbinowski via llvm-commits
- [llvm] [SelectionDAG] Don't call ComputeValueVTs for "demote register" (NFC) (PR #119268)
Sergei Barannikov via llvm-commits
- [llvm] [llvm] Improve llvm.objectsize computation by computing GEP, alloca a… (PR #117849)
via llvm-commits
- [llvm] [VectorCombine] Allow shuffling with bitcast for not multiple offset for loadsize (PR #119139)
via llvm-commits
- [llvm] [Coroutines][Docs] Add a discussion on the handling of certain parameter attribs (PR #117183)
Tyler Nowicki via llvm-commits
- [compiler-rt] f5f9650 - Move interceptors for libresolv functions to MSan (#119071)
via llvm-commits
- [clang] [compiler-rt] Move interceptors for libresolv functions to MSan (PR #119071)
Aaron Puchert via llvm-commits
- [clang] [llvm] [X86] Enhance kCFI type IDs with a 3-bit arity indicator. (PR #117121)
Scott Constable via llvm-commits
- [llvm] b9b46de - [AMDGPU][MC][True16] VOP3dot instruction update for true16/fake16 (#113474)
via llvm-commits
- [llvm] [AMDGPU][MC][True16] VOP3dot instruction update for true16/fake16 (PR #113474)
Brox Chen via llvm-commits
- [llvm] 8471541 - [AMDGPU][True16][MC] redo update vop2 mc test with update script (#119263)
via llvm-commits
- [llvm] [AMDGPU][True16][MC] redo "remove duplication in VOP2 test" (PR #119274)
Brox Chen via llvm-commits
- [llvm] [VectorCombine] Combine scalar fneg with insert/extract to vector fneg when length is different (PR #115209)
via llvm-commits
- [llvm] [RISCV][CostModel] Add cost for fabs/fsqrt of type bf16/f16 (PR #118608)
Craig Topper via llvm-commits
- [llvm] 4fd8dbc - [LV] Move code to prepare VPlan for epilogue vector loop to helper (NFC)
Florian Hahn via llvm-commits
- [flang] [llvm] [flang][OpenMP] Rework LINEAR clause (PR #119278)
Krzysztof Parzyszek via llvm-commits
- [llvm] adfe54f - [VPlan] Directly check VectorizingEpilogue in ::executePlan (NFC).
Florian Hahn via llvm-commits
- [llvm] 82f4ebf - [RISCV][GISel] Fallback in LowerCall for byval arguments. (#119251)
via llvm-commits
- [llvm] Create a CharSetConverter class with both iconv and icu support (PR #74516)
Hubert Tong via llvm-commits
- [lld] [LLD][ELF] Add --why-live flag to report GC liveness reason (PR #119279)
Daniel Thornburgh via llvm-commits
- [llvm] 342fa15 - [AMDGPU][True16][MC] redo "remove duplication in VOP2 test" (#119274)
via llvm-commits
- [clang] [llvm] [HLSL] Adding Flatten and Branch if attributes (PR #116331)
via llvm-commits
- [llvm] [AMDGPU][MC] Allow null where 128b or larger dst reg is expected (PR #115200)
Jun Wang via llvm-commits
- [llvm] cbed714 - [AMDGPU][True16][MC] test update for v_add/sub_f16 in true16 (#118926)
via llvm-commits
- [llvm] [AMDGPU][True16][MC] test update for v_add/sub_f16 in true16 (PR #118926)
Brox Chen via llvm-commits
- [llvm] a13ec9c - [PowerPC] Update data layout aligment of i128 to 16 (#118004)
via llvm-commits
- [llvm] 0e70289 - [VPlan] Create canonical IV resume value for epilogue in VPlan. (NFCI)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Add opcode to create step for wide inductions. (PR #119284)
Florian Hahn via llvm-commits
- [llvm] [SLP]Initial non-power-of-2 support (but still whole register) for reductions (PR #112361)
via llvm-commits
- [llvm] [HWASAN] Use sign extension in memToShadow() and untagPointer() (PR #103727)
Vitaly Buka via llvm-commits
- [llvm] ModuleUtils: Use proper address space defaults in a few places. (PR #119136)
Owen Anderson via llvm-commits
- [llvm] [Xtensa] Implement vararg support. (PR #117126)
Andrei Safronov via llvm-commits
- [llvm] [SelectionDAG] Use the nuw flag when expanding loads. (PR #119288)
Dan Gohman via llvm-commits
- [llvm] TargetLibraryInfo: Use pointer index size to determine getSizeTSize(). (PR #118747)
Owen Anderson via llvm-commits
- [llvm] SimplifyLibCalls: Use the correct address space when computing integer widths. (PR #118586)
Owen Anderson via llvm-commits
- [llvm] GlobalOpt: Use the correct address space when creating a "*.init" global. (PR #118562)
Owen Anderson via llvm-commits
- [lld] [LLD][ELF] Fix SHF_MERGE misalignment when spilled (PR #119289)
Daniel Thornburgh via llvm-commits
- [llvm] ca88400 - [AArch64] Add test coverage of fp16 and bf16 fptrunc and fpext. NFC
David Green via llvm-commits
- [llvm] [AMDGPU][True16][MC] test update for v_max_f16/v_min_f16 in true16 (PR #119291)
Brox Chen via llvm-commits
- [llvm] [AArch64] Add fpext and fpround costs for fp16. (PR #119292)
David Green via llvm-commits
- [llvm] [SLP] NFC. Make InstructionsState more constant. (PR #118609)
Alexey Bataev via llvm-commits
- [lld] [lld][ELF] Allow implicit wildcard in archive file name (PR #119293)
via llvm-commits
- [llvm] [SLP] Fix PoisonValue in the argument VL of setOperand. (PR #118949)
Alexey Bataev via llvm-commits
- [lld] [LLD][COFF] Introduce hybrid symbol table for EC input files on ARM64X (PR #119294)
Jacek Caban via llvm-commits
- [lld] [LLD][COFF] Store reference to SymbolTable instead of COFFLinkerContext in InputFile (NFC) (PR #119296)
Jacek Caban via llvm-commits
- [llvm] [InstCombine] Match range check pattern with SExt (PR #118910)
Yingwei Zheng via llvm-commits
- [lld] [LLD][COFF] Factor out LinkerDriver::setMachine (NFC) (PR #119297)
Jacek Caban via llvm-commits
- [lld] [LLD][COFF] Store machine type in SymbolTable (NFC) (PR #119298)
Jacek Caban via llvm-commits
- [clang] [llvm] Introduce SingleByteCoverage tests (w/yaml2obj) (PR #113114)
NAKAMURA Takumi via llvm-commits
- [clang] [llvm] [SPIRV][OPT] Adding flag to run spirv structurizer (PR #119300)
via llvm-commits
- [clang] [llvm] [HLSL] Implement elementwise firstbitlow builtin (PR #116858)
Ashley Coleman via llvm-commits
- [llvm] [SelectOpt] Support ADD and SUB with zext operands. (PR #115489)
Alexander Kornienko via llvm-commits
- [llvm] DataLayout: Fix latent issues with getMaxIndexSizeInBits (PR #118740)
Jessica Clarke via llvm-commits
- [llvm] [SHT_LLVM_BB_ADDR_MAP] Add a new PGOAnalysisMap feature to emit dynamic instruction count (PR #119303)
Lei Wang via llvm-commits
- [llvm] 953838d - [LoongArch] Optimize vector bitreverse using scalar bitrev and vshuf4i (#118054)
via llvm-commits
- [llvm] VNCoercion: Safely handle targets where pointers are larger than the largest legal integers. (PR #118584)
Jessica Clarke via llvm-commits
- [llvm] [llvm][CodeGen] Intrinsic `llvm.powi.*` code gen for vector arguments (PR #118242)
Zhaoxin Yang via llvm-commits
- [llvm] [GSYM] Allow executable symtab symbols with unknown type (PR #119307)
via llvm-commits
- [llvm] [AMDGPU][True16][MC] test update for v_ldexp_f16 in true16 (PR #119313)
via llvm-commits
- [llvm] [AMDGPU][True16][MC] test update for v_mul_f16 in true16 (PR #119314)
Brox Chen via llvm-commits
- [llvm] [AMDGPU][True16][MC] test update for v_subrev_f16 in true16 (PR #119315)
Brox Chen via llvm-commits
- [llvm] And sub combine (PR #119316)
via llvm-commits
- [llvm] 3083acc - [DAGCombine] Remove oneuse restrictions for RISCV in folding (shl (add_nsw x, c1)), c2) and folding (shl(sext(add x, c1)), c2) in some scenarios (#101294)
via llvm-commits
- [llvm] [PAC][CodeGen][ELF][AArch64] Support signed GOT with tiny code model (PR #114525)
Fangrui Song via llvm-commits
- [libc] [llvm] [libc][workflow] address permission concern and add more comments (PR #119320)
Schrodinger ZHU Yifan via llvm-commits
- [llvm] [GISel] Use SmallVector::append instead of copying one element at a time. (PR #119321)
Craig Topper via llvm-commits
- [llvm] 7c12418 - [GISel] Avoid creating a virtual register we don't need. (#119305)
via llvm-commits
- [llvm] [GISel] Avoid creating a virtual register we don't need. (PR #119305)
Craig Topper via llvm-commits
- [compiler-rt] 2c0b8b1 - [scudo] Group type traits into a single header (NFC) (#118888)
via llvm-commits
- [llvm] Reapply "Reapply "[AMDGPU] prevent shrinking udiv/urem if either oper… (PR #119325)
via llvm-commits
- [llvm] InlineCost: Use index sizes rather than pointer sizes in a few cases. (PR #119326)
Owen Anderson via llvm-commits
- [llvm] [SLP] NFC. Add assert for shouldBroadcast and canBeVectorized. (PR #119327)
Han-Kuan Chen via llvm-commits
- [lld] 7fa5743 - [ELF] Test --export-dynamic-symbol on linker-synthesized symbols and hidden symbols
Fangrui Song via llvm-commits
- [llvm] workflows: Rewrite build-ci-container to work on larger runners (PR #117353)
Aiden Grossman via llvm-commits
- [llvm] [ReachingDefAnalysis] Extend the analysis to stack objects. (PR #118097)
Mikhail Gudim via llvm-commits
- [llvm] 4fb1cda - [PAC][ELF][AArch64] Support signed personality function pointer (#113148)
via llvm-commits
- [llvm] [ReachingDefAnalysis] Fix typo. (PR #119329)
Mikhail Gudim via llvm-commits
- [clang] [llvm] [PAC][ELF][AArch64] Support signed personality function pointer (PR #113148)
Daniil Kovalev via llvm-commits
- [llvm] [TySan] A Type Sanitizer (LLVM) (PR #76259)
Sam James via llvm-commits
- [llvm] a4c7c66 - [GlobalISel] Document minimum legality requirements for G_IMPLICIT_DEF. (#117609)
via llvm-commits
- [llvm] [GlobalISel] Document minimum legality requirements for G_IMPLICIT_DEF. (PR #117609)
Amara Emerson via llvm-commits
- [llvm] [LoopInterchange] Relax the legality check to accept more patterns (PR #118267)
Ryotaro Kasuga via llvm-commits
- [clang] [llvm] Revert "[PAC][ELF][AArch64] Support signed personality function pointer" (PR #119331)
Daniil Kovalev via llvm-commits
- [llvm] ef2e590 - Revert "[PAC][ELF][AArch64] Support signed personality function pointer" (#119331)
via llvm-commits
- [lld] a295907 - [lld][MachO] Rename to bp-* options for SectionOrderer (#118594)
via llvm-commits
- [llvm] [msan] Add support for avx_round_pd_256/avx_round_ps_256 (PR #119334)
Alexander Shaposhnikov via llvm-commits
- [llvm] [GISel] Support narrowing G_ICMP with more than 2 parts. (PR #119335)
Craig Topper via llvm-commits
- [llvm] [RISCV] Add tune info for postra scheduling direction (PR #115864)
Pengcheng Wang via llvm-commits
- [compiler-rt] [llvm] [ORC][Runtime] Add dlupdate for coff (PR #115448)
Vassil Vassilev via llvm-commits
- [llvm] eadc0c9 - [NFC][Utils] Extract BuildDebugInfoMDMap from CloneFunctionInto (#118622)
via llvm-commits
- [llvm] [SimplifyCFG] Consider preds to switch in `simplifyDuplicateSwitchArms` (PR #118955)
Antonio Frighetto via llvm-commits
- [llvm] 9ea499a - [ReachingDefAnalysis] Fix typo. (#119329)
via llvm-commits
- [llvm] e21ab4d - [InstCombine] Infer nuw for gep inbounds from base of object (#119225)
via llvm-commits
- [llvm] [LoopInterchange] Bail out for Scalar Dependencies (PR #119345)
Sjoerd Meijer via llvm-commits
- [llvm] [AArch64] Improve code generation of bool vector reduce operations (PR #115713)
Csanád Hajdú via llvm-commits
- [llvm] a2d086a - [AMDGPU] Fix FMA combine (#119217)
via llvm-commits
- [llvm] e983420 - [VPlan] Move convertToConreteRecipes to end of VPlan-opt phase (NFCI).
Florian Hahn via llvm-commits
- [llvm] [AMDGPU] Parse wwm filter flag for regalloc fast (PR #119347)
Akshat Oke via llvm-commits
- [llvm] [mlir] [mlir python] Add nanobind support for standalone dialects. (PR #117922)
Nikita Popov via llvm-commits
- [flang] [llvm] [mlir] [flang][OpenMP] Implicitly map allocatable record fields (PR #117867)
Kareem Ergawy via llvm-commits
- [llvm] [X86][NFC] Update ternlog comments (PR #119343)
Simon Pilgrim via llvm-commits
- [llvm] [AMDGPU] Fix SP calculations considering growing up stack for dynamic alloca (PR #119168)
via llvm-commits
- [llvm] [X86][FP16] Fix crash issue when AVX512VL is not set (PR #119309)
Simon Pilgrim via llvm-commits
- [llvm] 9ab016f - [VectorCombine] Add test coverage for #86068
Simon Pilgrim via llvm-commits
- [llvm] [Passes] Manage extra passes using inner pass managers (NFC). (PR #119348)
Nikita Popov via llvm-commits
- [llvm] c3175c5 - [InstCombine] Fold `(X & C1) - (X & C2) --> X & (C1 ^ C2)` if `(C1 & C2) == C2` (#119316)
via llvm-commits
- [llvm] [VectorCombine] foldShuffleOfShuffles - allow fold with only single shuffle operand. (PR #119354)
Simon Pilgrim via llvm-commits
- [llvm] e088249 - [X86][FP16] Fix crash issue when AVX512VL is not set (#119309)
via llvm-commits
- [llvm] [SPIRV][OPT] Adding flag to run spirv structurizer (PR #119301)
Nathan Gauër via llvm-commits
- [llvm] 53e9eee - [X86][TTI] Use TargetCostConstants Free/Basic values instead of hard coded 0/1 to make the costs calculation more obvious. NFC.
Simon Pilgrim via llvm-commits
- [llvm] [llvm][RISCV] Support multiple save/restore points in prolog-epilog (PR #119358)
Elizaveta Noskova via llvm-commits
- [llvm] [llvm] Add NCD search on Array of basic blocks (PR #119355)
Elizaveta Noskova via llvm-commits
- [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)
Elizaveta Noskova via llvm-commits
- [llvm] [llvm] Support save/restore point splitting in shrink-wrap (PR #119359)
Elizaveta Noskova via llvm-commits
- [llvm] [memprof] Use more gtest matchers in unit tests (NFC) (PR #119338)
via llvm-commits
- [llvm] ad635b4 - [memprof] Use more gtest matchers in unit tests (NFC) (#119338)
via llvm-commits
- [llvm] b97c447 - [SLP] NFC. Add assert for shouldBroadcast and canBeVectorized. (#119327)
via llvm-commits
- [clang] [llvm] [PAC][ELF][AArch64] Support signed personality function pointer (PR #119361)
Daniil Kovalev via llvm-commits
- [llvm] [NVPTX] Stop using 16-bit CAS instructions from PTX (PR #119349)
Pradeep Kumar via llvm-commits
- [llvm] 0ed696e - [PAC][CodeGen][ELF][AArch64] Support signed GOT with tiny code model (#114525)
via llvm-commits
- [llvm] [LAA] Strip non-inbounds offset in getPointerDiff() (NFC) (PR #118665)
Ramkumar Ramachandra via llvm-commits
- [llvm] PatternMatch: migrate to CmpPredicate (PR #118534)
Ramkumar Ramachandra via llvm-commits
- [llvm] [SelectOpt] Fix incorrect IR for SUB when comparison dependent operand is first (PR #119362)
Igor Kirillov via llvm-commits
- [llvm] 6e6b606 - [AMDGPU] Simplify a nested !con. NFC.
Jay Foad via llvm-commits
- [llvm] ef4f858 - [BasicAA] Add test for incorrect handling of small index sizes (NFC)
Nikita Popov via llvm-commits
- [llvm] [CostModel][X86] Improve cost estimation of insert_subvector shuffle patterns of legalized types (PR #119363)
Simon Pilgrim via llvm-commits
- [llvm] [BasicAA] Do not decompose past casts with different index width (PR #119365)
Nikita Popov via llvm-commits
- [clang] [llvm] [RISC-V] Add support for MIPS P8700 CPU (PR #117865)
Guy Blank via llvm-commits
- [llvm] bc0976e - [LAA] Strip non-inbounds offset in getPointerDiff() (NFC) (#118665)
via llvm-commits
- [llvm] f408171 - [LV][NFC] Add test cases for FindLastIV reduction idiom. (#118519)
via llvm-commits
- [llvm] [LV][NFC] Add test cases for FindLastIV reduction idiom. (PR #118519)
Mel Chen via llvm-commits
- [llvm] [llvm][RISCV] Set ScalableVector stack id in proper place (PR #117862)
Elizaveta Noskova via llvm-commits
- [llvm] [Offload] Add CMake cache to be used in AMDGPU bot (PR #119369)
Jan Patrick Lehr via llvm-commits
- [llvm] [LoongArch] Enable `AllNBitUsers` checking for {DIV, MOD}.W{U} with div32 enabled (PR #118776)
Lu Weining via llvm-commits
- [llvm] 05b907f - [VectorCombine] foldShuffleOfShuffles - allow fold with only single shuffle operand. (#119354)
via llvm-commits
- [llvm] [InstCombine] Transform (fcmp + fadd + sel) into (fcmp + sel + fadd) (PR #106492)
Ramkumar Ramachandra via llvm-commits
- [llvm] f6289f1 - [LoongArch] Enable `AllNBitUsers` checking for {DIV,MOD}.W{U} with div32 enabled (#118776)
via llvm-commits
- [llvm] cc1a2ea - [AArch64] Implement FP8 SVE intrinsics for widening conversions (#118123)
via llvm-commits
- [llvm] 20aed3f - [gn] port 2c0b8b10dd1a
Nico Weber via llvm-commits
- [llvm] Removed Anastasia Stulova from Office Hours Calendar. (PR #119384)
Anastasia Stulova via llvm-commits
- [flang] [llvm] [Flang] [OpenMP] Add semantic checks for detach clause in task (PR #119172)
Krzysztof Parzyszek via llvm-commits
- [llvm] [Analysis] Provide inlined `AnalysisKey` in `AnalysisInfoMixin` (PR #116046)
via llvm-commits
- [llvm] e665e78 - [SelectionDAG] Use the nuw flag when expanding loads. (#119288)
via llvm-commits
- [llvm] [LoopInterchange] Constrain number of load/stores in a loop (PR #118973)
Madhur Amilkanthwar via llvm-commits
- [llvm] [IRCE] Relax profitability check (PR #104659)
Aleksandr Popov via llvm-commits
- [llvm] dadd845 - Removed Anastasia Stulova from Office Hours Calendar. (#119384)
via llvm-commits
- [llvm] [AArch64][NFC] Fixup assembler directive tests for SVE/SME (PR #116253)
via llvm-commits
- [llvm] [StructurizeCFG] Use `poison` instead of `undef` as placeholder (PR #119137)
Pedro Lobo via llvm-commits
- [llvm] [LoopRotate] Use `poison` instead of `undef` as placeholder (PR #119135)
Pedro Lobo via llvm-commits
- [llvm] [CGData] Change placeholder from `undef` to `poison` (PR #119134)
Pedro Lobo via llvm-commits
- [llvm] [SLP]Improved reduction cost/codegen (PR #118293)
Alexey Bataev via llvm-commits
- [llvm] 9865296 - [StructurizeCFG] Use `poison` instead of `undef` as placeholder [NFC] (#119137)
via llvm-commits
- [llvm] 20b071c - [CGData] Change placeholder from `undef` to `poison` when initializing a vector [NFC] (#119134)
via llvm-commits
- [llvm] d7c12ea - [LoopRotate] Use `poison` instead of `undef` as placeholder in debug info [NFC] (#119135)
via llvm-commits
- [llvm] [ASan] Add metadata to renamed instructions so ASan doesn't use the i… (PR #119387)
via llvm-commits
- [llvm] Add support for single reductions in ComplexDeinterleavingPass (PR #112875)
Nicholas Guy via llvm-commits
- [clang] [llvm] [llvm][opt][Transforms][SPIR-V] Enable `InferAddressSpaces` for SPIR-V (PR #110897)
Victor Lomuller via llvm-commits
- [llvm] [SCEV] Add initial pattern matching for SCEV constants. (NFC) (PR #119389)
Florian Hahn via llvm-commits
- [llvm] [SCEV] Add initial matchers for SCEV expressions. (NFC) (PR #119390)
Florian Hahn via llvm-commits
- [llvm] [X86][StrictFP] Add winden support for STRICT_FMIN/STRICT_FMAX (PR #119391)
Phoebe Wang via llvm-commits
- [llvm] e3284d8 - [GISel] Use SmallVector::append instead of copying one element at a time. (#119321)
via llvm-commits
- [llvm] [LV] Create block in mask up-front if needed. (PR #76635)
Antonio Frighetto via llvm-commits
- [llvm] 97ff961 - [AArch64] Improve code generation of bool vector reduce operations (#115713)
via llvm-commits
- [llvm] da421f5 - [SLP] NFC. Make InstructionsState more constant. (#118609)
via llvm-commits
- [compiler-rt] Link shared sanitizer runtime with libresolv for dn_expand (PR #116415)
Aaron Puchert via llvm-commits
- [llvm] 3654f1b - [LLVM][IR] Add support for vector ConstantInt/FP to ConstandFolding:FoldBitCast. (#117163)
via llvm-commits
- [llvm] [RISCV] Merge shuffle sources if lanes are disjoint (PR #119401)
Luke Lau via llvm-commits
- [llvm] [AMDGPU] Extend type support for update_dpp intrinsic (PR #114597)
Jay Foad via llvm-commits
- [llvm] f31099c - [PowerPC][AIX] Emit PowerPC version for XCOFF (#113214)
via llvm-commits
- [llvm] [mlir] [mlir][py] Make Python enum gen consistent with C++ type (PR #119407)
Maksim Levental via llvm-commits
- [clang] [clang-tools-extra] [llvm] [clang] WIP: Improved Context Declaration tracking (PR #107942)
Matheus Izvekov via llvm-commits
- [flang] [llvm] [flang][OpenMP] Semantic checks for IN_REDUCTION and TASK_REDUCTION (PR #118841)
Krzysztof Parzyszek via llvm-commits
- [llvm] 4d06623 - recalculate the live interval of the defined register of xvmaddmdp in the VSX FMA mutation pass. (#116071)
via llvm-commits
- [llvm] recalculate the live interval of the defined register of xvmaddmdp in the VSX FMA mutation pass. (PR #116071)
zhijian lin via llvm-commits
- [llvm] [AMDGPU][True16][MC] true16 for v_alignbit_b32 (PR #119409)
Brox Chen via llvm-commits
- [llvm] ed91843 - [WebAssembly] Handle symbols in `.init_array` sections (#119127)
via llvm-commits
- [llvm] 4f93327 - [CostModel][X86] Improve cost estimation of insert_subvector shuffle patterns of legalized types (#119363)
via llvm-commits
- [llvm] [AVR] Force relocations for jumps and calls (PR #118015)
Patryk Wychowaniec via llvm-commits
- [llvm] [AVR] Wrap out-of-bounds relative jumps (PR #118015)
Patryk Wychowaniec via llvm-commits
- [llvm] 444e53f - [SelectOpt] Fix incorrect IR for SUB when comparison dependent operand is first (#119362)
via llvm-commits
- [llvm] VT: don't create undef in isBytewiseValue (PR #119411)
Ramkumar Ramachandra via llvm-commits
- [llvm] [RISCV][VLOPT] Make sure all instructions in isSupportedInstr has test coverage (PR #119412)
Michael Maitland via llvm-commits
- [compiler-rt] 5a0d73b - [compiler-rt][AArch64] NFCI: Simplify __arm_get_current_vg. (#119210)
via llvm-commits
- [compiler-rt] [compiler-rt][AArch64] Rewrite SME routines to all use __aarch64_cpu_features. (PR #119414)
Sander de Smalen via llvm-commits
- [llvm] 708a478 - [RISCV] Add stack clash protection (#117612)
via llvm-commits
- [llvm] [RISCV][VLOPT] Add support for integer multiply-add instructions (PR #112216)
Michael Maitland via llvm-commits
- [llvm] 3a573dc - [RISCV][VLOPT] Add support for integer multiply-add instructions (#112216)
via llvm-commits
- [llvm] 8ca4aa5 - [RISCV][VLOPT] Use vadd as user instruction in vl-opt-instrs test in more places
Michael Maitland via llvm-commits
- [llvm] [RISCV][TTI] Model the cost of insert/extractelt when the vector split into multiple register group and idx exceed single group. (PR #118401)
Philip Reames via llvm-commits
- [llvm] [RISCV][VLOPT] Add support for vop_vi style instructions in vl-opt-op-info.mir (PR #119416)
Michael Maitland via llvm-commits
- [llvm] c5ab70c - [WebAssembly] Add `-i128:128` to the `datalayout` string. (#119204)
via llvm-commits
- [lld] df3397b - [ELF] Improve canBeOmittedFromSymbolTable tests
Fangrui Song via llvm-commits
- [lld] [ELF] Respect ltoCanOmit for symbols in non-prevailing COMDAT (PR #119332)
Fangrui Song via llvm-commits
- [llvm] [InstCombine] Fix constant swap case of fcmp + fadd + sel xfrm (PR #119419)
Rajat Bajpai via llvm-commits
- [llvm] 5041d06 - [MC] Fix DWARF file table for files with empty DWARF (#119020) (#119229)
via llvm-commits
- [llvm] c5a21c1 - [PhaseOrdering][X86] Add test coverage based off #111431
Simon Pilgrim via llvm-commits
- [llvm] 15f87bc - [NFC][AMDGPU] Auto generate check lines for `llvm/test/CodeGen/AMDGPU/attributor-flatscratchinit.ll`
Shilei Tian via llvm-commits
- [llvm] 13539c2 - [RISCV][GISEl] Simplify GISelPredicateCode for binop_with_non_imm12. NFC
Craig Topper via llvm-commits
- [llvm] a42aa8f - [SLP]Fix adjusting of the mask for the fully matched nodes.
Alexey Bataev via llvm-commits
- [lld] [lld] Add thunks for hexagon (PR #111217)
Brian Cain via llvm-commits
- [llvm] [AMDGPU] Re-enable closed-world assumption as an opt-out feature (PR #115371)
Shilei Tian via llvm-commits
- [llvm] [AMDGPU] Re-enable closed-world assumption as an opt-in feature (PR #115371)
Shilei Tian via llvm-commits
- [llvm] ebe741f - [DSE] Enable initializes improvement (#119116)
via llvm-commits
- [llvm] 1a5e18a - [HLSL] Do not print details in IR for target extension types (#115971)
via llvm-commits
- [llvm] 6106422 - [SROA] Escaping readonly nocapture tests. NFC
David Green via llvm-commits
- [llvm] [SROA] Optimize reloaded values in allocas that escape into readonly nocapture calls. (PR #116645)
David Green via llvm-commits
- [llvm] [BOLT] Add --pad-funcs-before=func:n (PR #117924)
Peter Waller via llvm-commits
- [llvm] [bazel] update .bazelversion to 8.0.0 (PR #119425)
Nick Desaulniers via llvm-commits
- [llvm] [RISCV][GISel] Port TrailingOnesMask PatLeaf. (PR #119427)
Craig Topper via llvm-commits
- [clang] [llvm] [AArch64] Add Neon FP8 conversion intrinsics (PR #119033)
Momchil Velikov via llvm-commits
- [llvm] faebedd - [gn build] Port 9a9c1d4a6155
LLVM GN Syncbot via llvm-commits
- [llvm] 806a936 - [PowerPC] Fix a warning
Kazu Hirata via llvm-commits
- [llvm] [DAG] SDPatternMatch - Add m_ExtractElt and m_InsertElt matchers (PR #119430)
Chris White via llvm-commits
- [llvm] [AMDGPU][TTI] Threshold bonus to loops whose unrolling makes nested loops unrollable (PR #114579)
Shilei Tian via llvm-commits
- [clang] [llvm] [Clang][OpenMP] Support for dispatch construct (Sema & Codegen) support (PR #117904)
Shilei Tian via llvm-commits
- [llvm] dc04d41 - SystemZ: Add support for __builtin_setjmp and __builtin_longjmp. (#119257)
via llvm-commits
- [llvm] libc bazel (PR #119433)
Nick Desaulniers via llvm-commits
- [llvm] [mlir] [mlir python] Port Python core code to nanobind. (PR #118583)
Peter Hawkins via llvm-commits
- [llvm] ff42a90 - [LLVM] Update sanitizers maintainers (#119165)
via llvm-commits
- [llvm] [GISel][SDAG] Avoid push_back in loops for some shuffle mask handling. (PR #119434)
Craig Topper via llvm-commits
- [llvm] [compiler-rt] Update maintainers (PR #119166)
Vitaly Buka via llvm-commits
- [compiler-rt] 9c509a0 - [compiler-rt] Update maintainers (#119166)
via llvm-commits
- [compiler-rt] [llvm] [compiler-rt] Convert Maintainers.txt into Maintainers.md (PR #119169)
Vitaly Buka via llvm-commits
- [llvm] Fix MachineOutliner::createPrinterPass. (PR #115787)
Han Shen via llvm-commits
- [llvm] 4c04bf8 - [compiler-rt] Convert Maintainers.txt into Maintainers.md (#119169)
via llvm-commits
- [llvm] b347b47 - [llvm] Fix a few new lines in Maintainers
Vitaly Buka via llvm-commits
- [compiler-rt] e0f3410 - [compiler-rt] Fix a few new lines in Maintaners.md
Vitaly Buka via llvm-commits
- [compiler-rt] [scudo] Minor refactor on element address validation (NFC) (PR #119436)
via llvm-commits
- [llvm] [PowerPC] Add special handling for arguments that are smaller than pointer size. (PR #119003)
Stefan Pintilie via llvm-commits
- [llvm] [libc][workflows] try fix build (PR #119441)
Schrodinger ZHU Yifan via llvm-commits
- [clang] [llvm] [HLSL] Add implicit resource element type concepts to AST (PR #116413)
Joshua Batista via llvm-commits
- [llvm] [LiveVariables] Mark use as implicit-def if def is a subregister (PR #119446)
via llvm-commits
- [llvm] Create python-package-conda.yml (PR #119447)
via llvm-commits
- [compiler-rt] [compiler-rt] Fix a bug in fp_div_impl when an intermediate result is out of expected range. (PR #119449)
via llvm-commits
- [llvm] [CodeGen] @llvm.experimental.stackmap make operands immediate (PR #117932)
Guillaume DI FATTA via llvm-commits
- [llvm] [RISCV] Set RegState for the stack-clash prologue registers (PR #119451)
Raphael Moreira Zinsly via llvm-commits
- [llvm] [BOLT][AArch64] Fix strict usage during ADR Relax (PR #71377)
Maksim Panchenko via llvm-commits
- [llvm] c835b48 - [RISCV] Compute liveins for new basic blocks in emitStackProbeInline.
Craig Topper via llvm-commits
- [compiler-rt] [memprof] Add flag to control profile dump at exit (PR #119452)
Ellis Hoag via llvm-commits
- [llvm] [memprof] Accept a function name in YAML (PR #119453)
Kazu Hirata via llvm-commits
- [llvm] [bazel] Port 9a9c1d4a6155a96ce9be494cec7e25731d36b33e (PR #119456)
Keith Smiley via llvm-commits
- [llvm] 04269ea - [AMDGPU] Re-enable closed-world assumption as an opt-in feature (#115371)
via llvm-commits
- [llvm] [bzl][mlir][mlir-vulkan-runner] Add vulkan deps (PR #119457)
Jordan Rupprecht via llvm-commits
- [compiler-rt] 968e3b6 - [memprof] Add flag to control profile dump at exit (#119452)
via llvm-commits
- [clang] [llvm] [AArch64] Implement intrinsics for FP8 FCVT/FCVTN/BFCVT (PR #118025)
via llvm-commits
- [llvm] [RISCV] Add stack clash vector support (PR #119458)
Raphael Moreira Zinsly via llvm-commits
- [llvm] [BOLT] Add support for safe-icf (PR #116275)
Maksim Panchenko via llvm-commits
- [llvm] 9bb29c3 - [RISCV][VLOPT] Add support for bitwise logical, single width shift, and vector move (#119412)
via llvm-commits
- [llvm] [bazel] Allow overriding py_test rule for lit_test (PR #119460)
Keith Smiley via llvm-commits
- [clang] [compiler-rt] [llvm] [XRay][RISCV] RISCV support for XRay (PR #117368)
Craig Topper via llvm-commits
- [compiler-rt] 5a93033 - [scudo] Minor refactor on element address validation (NFC) (#119436)
via llvm-commits
- [llvm] [RISCV][VLOPT] Enable the RISCVVLOptimizer by default (PR #119461)
Michael Maitland via llvm-commits
- [llvm] [bazel] Fix lit tests with bazel 8.x (PR #119462)
Keith Smiley via llvm-commits
- [llvm] [RISCV][VLOPT] Add vl-opt-op-info tests for unit strided and strided stores (PR #119465)
Michael Maitland via llvm-commits
- [llvm] [VPlan] Compute induction end values in VPlan. (PR #112145)
via llvm-commits
- [llvm] fix(cross-project-tests/**.py): fix comparison to None (PR #94016)
Eisuke Kawashima via llvm-commits
- [llvm] fix(cross-project-tests/**.py): fix invalid escape sequences (PR #94031)
Eisuke Kawashima via llvm-commits
- [clang] [llvm] [Clang] Match MSVC handling of duplicate header search paths in Microsoft compatibility modes. (PR #105738)
Tom Honermann via llvm-commits
- [llvm] Lower llvm.dx.rawBufferLoad to dxil ops (PR #116845)
Zhengxing li via llvm-commits
- [llvm] [SandboxVec][DAG] Update MemDGNode chain upon instr deletion (PR #118921)
Sriraman Tallam via llvm-commits
- [llvm] cafb6b9 - [SandboxVec][DAG] Update MemDGNode chain upon instr deletion (#118921)
via llvm-commits
- [llvm] fix(llvm/**.py): fix invalid escape sequences (PR #94035)
Eisuke Kawashima via llvm-commits
- [polly] fix(polly/**.py): fix comparison to None (PR #94021)
Eisuke Kawashima via llvm-commits
- [polly] fix(polly/**.py): fix comparison to True/False (PR #94042)
Eisuke Kawashima via llvm-commits
- [polly] fix(polly/**.py): fix invalid escape sequences (PR #94037)
Eisuke Kawashima via llvm-commits
- [llvm] [SandboxVec][Interval] Implement Interval::notifyMoveInstr() (PR #119471)
via llvm-commits
- [llvm] c487381 - CodeGen: Eliminate dynamic relocations in the register superclass tables. (#119122)
via llvm-commits
- [llvm] Updating broken/outdated links in the ProgrammerManual (PR #119472)
via llvm-commits
- [clang] [llvm] [clang][Modules] Fixing Build Breaks When -DLLVM_ENABLE_MODULES=ON (PR #119473)
Qiongsi Wu via llvm-commits
- [llvm] [AMDGPU] In instruction selector, allow copy from physical reg to s1 (PR #96157)
Jun Wang via llvm-commits
- [llvm] [GlobalISel] Convert unary propagate_undef_any_op opcodes to use new match syntax. NFC. (PR #119475)
Amara Emerson via llvm-commits
- [llvm] [mlir] [mlir][emitc] Add support for C-API/python binding to EmitC dialect (PR #119476)
Eliud de León via llvm-commits
- [llvm] [bolt] Introduce binary analysis tool based on BOLT. (PR #115330)
Maksim Panchenko via llvm-commits
- [llvm] [AMDGPU][True16][MC] true16 for v_fma_f16 (PR #119477)
Brox Chen via llvm-commits
- [llvm] [BOLT] Introduce binary analysis tool based on BOLT (PR #115330)
Maksim Panchenko via llvm-commits
- [llvm] 9b6bb83 - Revert "CallPromotionUtils: Correctly use IndexSize when determining the bit width of pointer offsets. (#119138)"
Owen Anderson via llvm-commits
- [llvm] 918d455 - [libc++abi] Enable demangling of `cp` expression production (#114882)
via llvm-commits
- [llvm] e940353 - Revert "CodeGen: Eliminate dynamic relocations in the register superclass tables. (#119122)"
Owen Anderson via llvm-commits
- [llvm] bdd82d5 - [GlobalISel] Convert unary propagate_undef_any_op opcodes to use new match syntax. NFC. (#119475)
via llvm-commits
- [llvm] [LegalizeTypes][RISCV][X86] Legalize FP_ROUND to libcall in SoftPromo… (PR #119481)
Craig Topper via llvm-commits
- [compiler-rt] [llvm] [X86][BF16] Add libcall for FP128 -> BF16 (PR #115825)
Craig Topper via llvm-commits
- [llvm] 7987f47 - [gn build] Port 20e904950967
LLVM GN Syncbot via llvm-commits
- [llvm] CallPromotionUtils: Correctly use IndexSize when determining the bit width of pointer offsets. (PR #119483)
Owen Anderson via llvm-commits
- [compiler-rt] ea76b2d - [XRay][RISCV] RISCV support for XRay (#117368)
via llvm-commits
- [llvm] ea76b2d - [XRay][RISCV] RISCV support for XRay (#117368)
via llvm-commits
- [llvm] Add a super simple wrapper for a merged string table. (PR #119488)
Chandler Carruth via llvm-commits
- [lld] ELF: Introduce --randomize-section-padding option. (PR #117653)
via llvm-commits
- [llvm] [BOLT][AArch64] Check Last Element Instead of Returning `nullptr` in `lookupStubFromGroup` (PR #114015)
via llvm-commits
- [llvm] True16 for V_AND/OR/XOR_B16 in MC (PR #119489)
Brox Chen via llvm-commits
- [llvm] CodeGen: Eliminate dynamic relocations in the register superclass tables. (PR #119487)
Owen Anderson via llvm-commits
- [llvm] ab15976 - CallPromotionUtils: Correctly use IndexSize when determining the bit width of pointer offsets. (#119483)
via llvm-commits
- [lld] [llvm] [X86][MC] Fix offset for R_X86_64_CODE_6_GOTTPOFF fixup (PR #119496)
Feng Zou via llvm-commits
- [llvm] [RISCV] Ensure the valid vtype during copyPhysReg (PR #118252)
Piyou Chen via llvm-commits
- [llvm] [SPIR-V] Mark XFAIL tests which fail with LLVM_ENABLE_EXPENSIVE_CHECKS (PR #119497)
Michal Paszkowski via llvm-commits
- [llvm] [MCJIT] Suppress UBSAN report (PR #119484)
Vitaly Buka via llvm-commits
- [llvm] 3146d57 - [X86][NFC] Hoist out `N->getOpcode()` used in ReplaceNodeResults (#119494)
via llvm-commits
- [llvm] [X86][NFC] Hoist out `N->getOpcode()` used in ReplaceNodeResults (PR #119494)
Phoebe Wang via llvm-commits
- [llvm] [Coroutines][LazyCallGraph] resumes are not really SCC (PR #116285)
Arthur Eubanks via llvm-commits
- [llvm] [memprof] Use front instead of begin in a unit test (NFC) (PR #119501)
Kazu Hirata via llvm-commits
- [llvm] [ci] Include a log download link when test report is truncated (PR #117985)
Aiden Grossman via llvm-commits
- [compiler-rt] [compiler-rt] Add infrastructure for testing cpuid builtins (PR #101927)
Aiden Grossman via llvm-commits
- [clang] [llvm] [RISCV] Add Qualcomm uC Xqcics(Conditional Select) extension (PR #119504)
via llvm-commits
- [llvm] [AMDGPU] Pre-commit tests for "lshr + mad" fold (PR #119509)
Vikram Hegde via llvm-commits
- [llvm] [LV][VPlan] Extract the implementation of transform Recipe to EVLRecipe into a small function. NFC (PR #119510)
via llvm-commits
- [llvm] [VPlan] Use VPWidenIntrinsicRecipe to support binary and unary operations with EVL-vectorization (PR #114205)
via llvm-commits
- [llvm] ae26f50 - [test] Change llc -march=mips* to -mtriple=mips*
Fangrui Song via llvm-commits
- [llvm] d78fe84 - [RISCV][GISel] Port TrailingOnesMask PatLeaf. (#119427)
via llvm-commits
- [llvm] 5797ed6 - [GISel][SDAG] Avoid push_back in loops for some shuffle mask handling. (#119434)
via llvm-commits
- [llvm] 839c821 - [LegalizeTypes][RISCV][X86] Legalize FP_ROUND to libcall in SoftPromoteHalfRes_FP_ROUND if the input type is softened. (#119481)
via llvm-commits
- [llvm] DiagnosticInfo: Clean up usage of DiagnosticInfoInlineAsm (PR #119485)
Craig Topper via llvm-commits
- [llvm] [SLP] Normalize debug messages for newTreeEntry. (PR #119514)
Han-Kuan Chen via llvm-commits
- [llvm] [memprof] Move YAML support to MemProfYAML.h (NFC) (PR #119515)
Kazu Hirata via llvm-commits
- [llvm] [memprof] Drop curly braces on small for loops (NFC) (PR #119516)
Kazu Hirata via llvm-commits
- [llvm] [Utils] Identity map module-level debug info on first use in CloneFunction* (PR #118627)
Artem Pianykh via llvm-commits
- [llvm] [Coro] Prebuild a module-level debug info set and share it between all coroutine clones (PR #118628)
Artem Pianykh via llvm-commits
- [llvm] 2fe30bc - [AArch64] Add cost model for @experimental.vector.match (#118512)
via llvm-commits
- [llvm] [LoongArch] Impl TTI hooks for LoongArch to support LoopDataPrefetch pass (PR #118437)
via llvm-commits
- [llvm] [RISCV] Refactor helper in isDesirableToCommuteWithShift. NFC (PR #119526)
Luke Lau via llvm-commits
- [llvm] [Github] Add a windows CI container (PR #118206)
Aiden Grossman via llvm-commits
- [llvm] [RISCV] Don't commute with shift it would break sh{1,2,3}add pattern (PR #119527)
Luke Lau via llvm-commits
- [llvm] [MachineLICM] Improve register pressure estimation. (PR #118615)
Mikhail Gudim via llvm-commits
- [llvm] [SLP] Make getSameOpcode support different instructions if they have same semantics. (PR #112181)
Han-Kuan Chen via llvm-commits
- [llvm] b0763a4 - [AArch64] Implement intrinsics for FP8 FCVT/FCVTN/BFCVT (#118025)
via llvm-commits
- [compiler-rt] 2dc2261 - [ASan] Honor `allocator_may_return_null` when set through user-function and fix large alloc edge case (#117929)
via llvm-commits
- [llvm] Make CombinerHelper methods const (PR #119529)
Paul Bowen-Huggett via llvm-commits
- [llvm] [SDAG] Don't allow implicit trunc in getConstant() (PR #117558)
Björn Pettersson via llvm-commits
- [llvm] [MISched] Unify the way to specify scheduling direction (PR #119518)
Pengcheng Wang via llvm-commits
- [llvm] [AArch64] Improve codegen of vectorised early exit loops (PR #119534)
David Sherwood via llvm-commits
- [clang] [flang] [llvm] [mlir] [MLIR][OpenMP] Lowering aligned clause to LLVM IR for SIMD directive (PR #119536)
Kaviya Rajendiran via llvm-commits
- [llvm] [mlir] [OpenMP][MLIR] Lowering aligned clause to LLVM IR (PR #111676)
Kaviya Rajendiran via llvm-commits
- [compiler-rt] [win/asan] GetInstructionSize: Make `83 EC XX` a generic entry. (PR #119537)
via llvm-commits
- [clang] [llvm] [MTE] Apply alignment / size in AsmPrinter rather than IR (PR #111918)
Florian Mayer via llvm-commits
- [llvm] [llvm][llvm-readobj] Add NT_ARM_GCS Linux core note type (PR #117545)
Omair Javaid via llvm-commits
- [llvm] [VPlan] Use variadic isa<> in a few more places. NFC (PR #119538)
Luke Lau via llvm-commits
- [llvm] [NVPTX] Optimize v2x16 BUILD_VECTORs to PRMT (PR #116675)
Fraser Cormack via llvm-commits
- [llvm] [AArch64] Tweak truncate costs for some scalable vector types (PR #119542)
David Sherwood via llvm-commits
- [llvm] 088e74c - [llvm][llvm-readobj] Add NT_ARM_GCS Linux core note type (#117545)
via llvm-commits
- [flang] [llvm] [Flang][NFC] Move runtime library files to flang-rt. (PR #110298)
Michael Kruse via llvm-commits
- [llvm] 6c7e582 - [SelectionDAG] Don't call ComputeValueVTs for "demote register" (NFC) (#119268)
via llvm-commits
- [llvm] [AArch64] Add MATCH loops to LoopIdiomVectorizePass (PR #101976)
Ricardo Jesus via llvm-commits
- [llvm] 8eb12f6 - [AMDGPU] Support s_endpgm_ordered_ps_done on GFX11 (#119230)
via llvm-commits
- [clang] [flang] [llvm] [mlir] [flang][OpenMP] Add frontend support for ompx_bare clause (PR #111106)
Ivan R. Ivanov via llvm-commits
- [llvm] [BOLT] Allow getNewFunctionOrDataAddress to map addrs inside functions (PR #117766)
Peter Waller via llvm-commits
- [llvm] Reapply "[DomTreeUpdater] Move critical edge splitting code to updater" (PR #119547)
via llvm-commits
- [llvm] [GlobalOpt][Evaluator] Don't evaluate calls with signature mismatch (PR #119548)
Nikita Popov via llvm-commits
- [llvm] Draft: [Offload] Implement olMemAlloc, olMemFree (PR #119549)
Callum Fare via llvm-commits
- [llvm] [SelectionDAG] Fix "unused variable" warnings after #119268 (NFC) (PR #119550)
Sergei Barannikov via llvm-commits
- [llvm] 3057ac1 - [SelectionDAG] Fix "unused variable" warnings after #119268 (NFC) (#119550)
via llvm-commits
- [llvm] c69f829 - [X86][StrictFP] Add widening support for STRICT_FMIN/STRICT_FMAX (#119391)
via llvm-commits
- [llvm] 0100c63 - [docs] Add guide about Undefined Behavior (#119220)
via llvm-commits
- [llvm] misched: remove TODO and replace computation with variable (PR #119551)
via llvm-commits
- [llvm] 04379c9 - [SystemZ][z/OS] Update autoconversion functions to improve support for UTF-8 (#98652)
via llvm-commits
- [llvm] Add PR check to suggest alternatives to using undef (PR #118506)
Nuno Lopes via llvm-commits
- [llvm] RegAlloc: Use DiagnosticInfo to report register allocation failures (PR #119492)
Quentin Colombet via llvm-commits
- [llvm] 5e007af - [AMDGPU] Handle hazard in v_scalef32_sr_fp4_* conversions (#118589)
via llvm-commits
- [clang] [clang-tools-extra] [llvm] [MTE] Apply alignment / size in AsmPrinter rather than IR (PR #111918)
Florian Mayer via llvm-commits
- [llvm] b1d8c60 - [AArch64] Implement FP8 SVE Intrinsics for narrowing conversions (#118124)
via llvm-commits
- [llvm] [mlir] [OpenMP][MLIR] Fix threadprivate lowering when compiling for target when target operations are in use (PR #119310)
Sergio Afonso via llvm-commits
- [compiler-rt] 854ea0c - [win/asan] GetInstructionSize: Make `83 EC XX` a generic entry. (#119537)
via llvm-commits
- [llvm] [BOLT] Fix Linux kernel static keys handling (PR #119557)
via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Simon Pilgrim via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Alexey Bataev via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Simon Pilgrim via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Simon Pilgrim via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Alexey Bataev via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Simon Pilgrim via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Simon Pilgrim via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Vitaly Buka via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
Simon Pilgrim via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119559)
David Green via llvm-commits
- [llvm] bc1f3eb - [DAGCombiner] Pre-commit test case for ReduceLoadOpStoreWidth. NFC
Bjorn Pettersson via llvm-commits
- [llvm] 22780f8 - [DAGCombiner] Fix to avoid writing outside original store in ReduceLoadOpStoreWidth (#119203)
Bjorn Pettersson via llvm-commits
- [llvm] [AMDGPU] Mark AGPR tuple implicit in the first instr of AGPR spills. (PR #115285)
Pravin Jagtap via llvm-commits
- [llvm] [AlwaysInline] Avoid unnecessary BFI fetches (PR #117750)
Nikita Popov via llvm-commits
- [llvm] [DAGCombiner] Refactor and improve ReduceLoadOpStoreWidth (PR #119564)
Björn Pettersson via llvm-commits
- [llvm] [docs] remove some out-of-date content in LLVM Programmer's Manual. (PR #119565)
Yuhao Gu via llvm-commits
- [llvm] Patch series related to DAGCombiner::ReduceLoadOpStoreWidth (PR #119140)
Björn Pettersson via llvm-commits
- [llvm] [RISCV] Enable merging of external globals by default (PR #117880)
Alex Bradbury via llvm-commits
- [llvm] [GlobalISel][AArch64] Legalize G_FABS and G_FNEG for SVE (PR #114784)
Thorsten Schütt via llvm-commits
- [llvm] [RISCV][TTI] Add llvm.fmuladd and llvm.vp.fmuladd into canSplatOperand (PR #119508)
Philip Reames via llvm-commits
- [llvm] [AlwaysInline] Fix analysis invalidation (PR #119566)
Nikita Popov via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Min-Yih Hsu via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Min-Yih Hsu via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Min-Yih Hsu via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Craig Topper via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Craig Topper via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Craig Topper via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Craig Topper via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Craig Topper via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Craig Topper via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Yingwei Zheng via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Min-Yih Hsu via llvm-commits
- [llvm] [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (PR #119567)
Piotr Fusik via llvm-commits
- [llvm] [BOLT][DWARF] Add support for transitive DW_AT_name/DW_AT_linkage_name resolution for DW_AT_name/DW_AT_linkage_name. (PR #119493)
Davide Italiano via llvm-commits
- [llvm] ad0fbb0 - [RISCV][VLOPT] Add vl-opt-op-info tests for unit strided and strided stores (#119465)
via llvm-commits
- [llvm] [AArch64][SME2] Improve register allocation of multi-vector SME intrinsics (PR #116399)
Kerry McLaughlin via llvm-commits
- [clang] [llvm] [AArch64] Implement intrinsics for FMLAL/FMLALL (single) (PR #119568)
via llvm-commits
- [llvm] [LLVM] Update TableGen maintainer (PR #119569)
Nikita Popov via llvm-commits
- [llvm] [RISCV][VLOPT] Add getOperandInfo for Vector Store Whole Register Instructions (PR #119570)
Michael Maitland via llvm-commits
- [lldb] [llvm] [DebugInfo] Add explicit visibility macros to CodeView template functions (PR #113102)
Vassil Vassilev via llvm-commits
- [llvm] Export LLVM plugin entrypoint for windows shared library builds (PR #115431)
Vassil Vassilev via llvm-commits
- [llvm] [LLVM] Update MC maintainer (PR #119571)
Nikita Popov via llvm-commits
- [llvm] [MC] Fix DWARF file table for files with empty DWARF (#119020) (PR #119572)
Aleksei Vetrov via llvm-commits
- [flang] [llvm] [mlir] [mlir][OpenMP] - MLIR to LLVMIR translation support for delayed privatization of allocatables in `omp.target` ops (PR #116576)
Sergio Afonso via llvm-commits
- [llvm] Revert "[AArch64] Add cost model for @experimental.vector.match" (PR #119574)
Vitaly Buka via llvm-commits
- [llvm] Revert "DiagnosticInfo: Clean up usage of DiagnosticInfoInlineAsm" (PR #119575)
Vitaly Buka via llvm-commits
- [llvm] [LLVM] Update windows codegen maintainer (PR #119576)
Nikita Popov via llvm-commits
- [llvm] 40986fe - Revert "DiagnosticInfo: Clean up usage of DiagnosticInfoInlineAsm" (#119575)
via llvm-commits
- [compiler-rt] cb4f4a8 - [compiler-rt][AArch64] Rewrite SME routines to all use __aarch64_cpu_features. (#119414)
via llvm-commits
- [llvm] 10ad213 - [LLVM] Move Chad Rosier to inactive maintainers
Nikita Popov via llvm-commits
- [clang] [llvm] [OpenMP]Initial parsing/sema support for target_device selector set (PR #118471)
Alexey Bataev via llvm-commits
- [llvm] 3787fbf - [RISCV] Enable merging of external globals by default (#117880)
via llvm-commits
- [llvm] 673c324 - [VectorCombine] foldInsExtVectorToShuffle - canonicalize new shuffle(undef,x) -> shuffle(x,undef).
Simon Pilgrim via llvm-commits
- [llvm] [CVP] Implement type narrowing for LShr (PR #119577)
via llvm-commits
- [llvm] [ValueTracking] Add missing operand checks in `computeKnownFPClassFromCond` (PR #119579)
Yingwei Zheng via llvm-commits
- [llvm] 00e1cc4 - [flang][OpenMP]Add support for fail clause (#118683)
via llvm-commits
- [llvm] [LoopVectorize] Enable more early exit vectorisation tests (PR #117008)
David Sherwood via llvm-commits
- [flang] [llvm] [flang][OpenMP]Add support for OpenMP ERROR directive (PR #119582)
Mats Petersson via llvm-commits
- [llvm] 08f9040 - [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (#119559)
via llvm-commits
- [flang] [llvm] [Flang][OpenMP] Add global address space to globals for target device (PR #119585)
via llvm-commits
- [llvm] [AMDGPU][True16][MC] true16 for v_minmax/maxmin_f16 (PR #119586)
Brox Chen via llvm-commits
- [llvm] [GlobalIsel][NFC] Fix LLT Propagation (PR #119587)
Tim Gymnich via llvm-commits
- [llvm] 03661fb - [docs][UB] add section on poison propagation through select
Nuno Lopes via llvm-commits
- [lld] 53544fc - [ELF] Respect ltoCanOmit for symbols in non-prevailing COMDAT
via llvm-commits
- [llvm] Revert "[DSE] Enable initializes improvement" (PR #119590)
Haopeng Liu via llvm-commits
- [llvm] 0663a73 - Revert "[DSE] Enable initializes improvement" (#119590)
via llvm-commits
- [llvm] 92bf1aa - [gn build] Port 8b63bfbf6dd2
LLVM GN Syncbot via llvm-commits
- [llvm] Added SD matchers and unit test coverage for ISD::VECTOR_SHUFFLE (PR #119592)
Aidan Goldfarb via llvm-commits
- [llvm] 9b94869 - [memprof] Use front instead of begin in a unit test (NFC) (#119501)
via llvm-commits
- [llvm] 9aa5848 - [memprof] Drop curly braces on small for loops (NFC) (#119516)
via llvm-commits
- [llvm] 66edefa - [memprof] Move YAML support to MemProfYAML.h (NFC) (#119515)
via llvm-commits
- [clang] [llvm] [AMDGPU] Adding the amdgpu-num-work-groups function attribute (PR #79035)
Shilei Tian via llvm-commits
- [llvm] Revert "[VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns" (PR #119594)
Vitaly Buka via llvm-commits
- [llvm] [AMDGPU][GlobalIsel][NFC] make tests more robust (PR #119597)
Tim Gymnich via llvm-commits
- [llvm] PreISelIntrinsicLowering: Lower llvm.exp to a loop if scalable vec arg (PR #117568)
Stephen Long via llvm-commits
- [llvm] [TableGen] Replace WantRoot/WantParent SDNode properties with flags (PR #119599)
Sergei Barannikov via llvm-commits
- [llvm] [AArch64] Generate zeroing forms of certain SVE2.2 instructions (5/11) (PR #116831)
via llvm-commits
- [llvm] [RISCV][VLOPT] Add vector narrowing integer right shift instructions to isSupportedInstr (PR #119602)
Michael Maitland via llvm-commits
- [llvm] 62fcd45 - [Passes] Manage extra passes using inner pass managers (NFC). (#119348)
via llvm-commits
- [llvm] 89b7aea - Revert "[VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns" (#119594)
via llvm-commits
- [llvm] 412ab60 - [RISCV][VLOPT] Add vector narrowing integer right shift instructions to isSupportedInstr (#119602)
via llvm-commits
- [llvm] de56df9 - [Nomination] Add additional Apple representative to the Security Group (#118571)
via llvm-commits
- [llvm] [Nomination] Add additional Apple representative to the Security Group (PR #118571)
Jon Roelofs via llvm-commits
- [llvm] e7c626c - [RISCV][VLOPT] Fix test case as a result of changes in #119602
Michael Maitland via llvm-commits
- [llvm] [RISCV][VLOPT] Add support for mask-register logical instructions and set mask instructions (PR #112231)
Michael Maitland via llvm-commits
- [llvm] 6ce6b1d - [RISCV][VLOPT] Use noreg where possible in vl-opt-op-info.mir
Michael Maitland via llvm-commits
- [llvm] [AMDGPU][True16][MC] true16 for v_cvt_pknorm_i16/u16_f16 (PR #119605)
Brox Chen via llvm-commits
- [llvm] ccfcc91 - [RISCV] Add coverage for zipeven/zipodd shuffles
Philip Reames via llvm-commits
- [llvm] [AMDGPU][MC] Restrict op_sel in VOP3P dot instructions (PR #100485)
Jun Wang via llvm-commits
- [llvm] [ExecutionEngine] reinstate necessary include for building with `-DLLVM_USE_INTEL_JITEVENTS` (PR #117949)
via llvm-commits
- [llvm] 42d598b - [RISCV] Rename a lambda to have plural nouns to reflect that it contains a loop. NFC
Craig Topper via llvm-commits
- [llvm] 80f31fa - Revert "[AArch64] Improve code generation of bool vector reduce operations (#115713)"
David Green via llvm-commits
- [llvm] 87d2aec - [LLVM] Fix a typo in my username in Maintainers.md. NFC.
Martin Storsjö via llvm-commits
- [llvm] [bzl][mlir][emitc] Add build targets for EmitC C-API/Python bindings (PR #119610)
Jordan Rupprecht via llvm-commits
- [llvm] [AMDGPU] Add backward compatibility layer for kernarg preloading (PR #119167)
Janek van Oirschot via llvm-commits
- [llvm] [AMDGPU][True16][MC] true16 for v_div_fixup_f16 True16 (PR #119613)
Brox Chen via llvm-commits
- [llvm] [BOLT] Clean up jump table handling in non-reloc mode. NFCI (PR #119614)
Maksim Panchenko via llvm-commits
- [llvm] 19bc282 - Add PR check to suggest alternatives to using undef (#118506)
via llvm-commits
- [llvm] 5fae408 - [VPlan] Dispatch to multiple exit blocks via middle blocks. (#112138)
via llvm-commits
- [llvm] 6f3f08a - CodeGen: Eliminate dynamic relocations in the register superclass tables. (#119487)
via llvm-commits
- [llvm] Revert "SimplifyLibCalls: Use default globals address space when building new global strings. (#118729)" (PR #119616)
Owen Anderson via llvm-commits
- [llvm] 4993a30 - [LV] Add missing REQUIRES: asserts to test using -debug.
Florian Hahn via llvm-commits
- [llvm] 6b22326 - [TableGen] Replace WantRoot/WantParent SDNode properties with flags (#119599)
via llvm-commits
- [llvm] 7dbd6cd - [AMDGPU][Attributor] Make `AAAMDFlatWorkGroupSize` honor existing attribute (#114357)
via llvm-commits
- [llvm] [AMDGPU][Attributor] Make `AAAMDWavesPerEU` honor existing attribute (PR #114438)
Shilei Tian via llvm-commits
- [llvm] [LoadStoreVectorizer] Postprocess and merge equivalence classes (PR #114501)
via llvm-commits
- [llvm] f403727 - [AMDGPU][Attributor] Make `AAAMDWavesPerEU` honor existing attribute (#114438)
via llvm-commits
- [llvm] [AMDGPU][Attributor] Skip update and manifest if an AA is at its initial state (PR #114726)
Shilei Tian via llvm-commits
- [llvm] [OpenMP] Replace AMDGPU fences with generic scoped fences (PR #119619)
Joseph Huber via llvm-commits
- [llvm] fbe3919 - [SPIR-V] Mark XFAIL tests which fail with LLVM_ENABLE_EXPENSIVE_CHECKS (#119497)
via llvm-commits
- [llvm] 6f013db - [AArch64][FMV] Add missing feature dependencies and detect at runtime. (#119231)
via llvm-commits
- [llvm] [ValueTracking] Handle assume( trunc x to i1) (PR #118406)
Andreas Jonson via llvm-commits
- [llvm] [NVPTX] Generalize and extend upsizing when lowering 8/16-bit-element vector loads/stores (PR #119622)
Drew Kersnar via llvm-commits
- [llvm] [CI] Refactor common functionality into separate script (PR #119530)
Aiden Grossman via llvm-commits
- [llvm] [Github] Test docs action on workflow changes (PR #119627)
Aiden Grossman via llvm-commits
- [llvm] [memprof] Improve the way we express Frames in YAML (PR #119629)
Kazu Hirata via llvm-commits
- [llvm] [AMDGPU][True16][MC] true16 for v_pack_b32_f16 (PR #119630)
Brox Chen via llvm-commits
- [llvm] [NFC] Don't recompute type name (PR #119631)
Ian Wood via llvm-commits
- [llvm] Reapply "DiagnosticInfo: Clean up usage of DiagnosticInfoInlineAsm" (#119575) (PR #119634)
Matt Arsenault via llvm-commits
- [llvm] [AMDGPU] Make max dwords of memory cluster configurable (PR #119342)
Matt Arsenault via llvm-commits
- [llvm] dd647e3 - Rework the `Option` library to reduce dynamic relocations (#119198)
via llvm-commits
- [lld] dd647e3 - Rework the `Option` library to reduce dynamic relocations (#119198)
via llvm-commits
- [llvm] [memprof] Drop testing:: in a unit test (NFC) (PR #119636)
Kazu Hirata via llvm-commits
- [llvm] [RISCV] Use OperandType from MCInstrDesc in RISCVInstrInfo::createMIROperandComment. NFCI (PR #119637)
Craig Topper via llvm-commits
- [llvm] ea632e1 - Reapply "DiagnosticInfo: Clean up usage of DiagnosticInfoInlineAsm" (#119575) (#119634)
via llvm-commits
- [llvm] Overhaul the TargetMachine and LLVMTargetMachine Classes (PR #111234)
Eric Christopher via llvm-commits
- [llvm] [LLVM][MDL] First integration of MDL with LLVM (PR #78002)
Craig Topper via llvm-commits
- [llvm] be4a183 - [Xtensa] Implement vararg support. (#117126)
via llvm-commits
- [llvm] [CodeGen][Spill2Reg] Initial patch (PR #118832)
via llvm-commits
- [llvm] [InstCombine] Optimistically allow multiple shufflevector uses in foldOpPhi (PR #114278)
Matthias Braun via llvm-commits
- [llvm] [Xtensa] Implement Code Density Option. (PR #119639)
Andrei Safronov via llvm-commits
- [llvm] [DWARFVerifier] Allow overlapping ranges for ICF-merged functions (PR #117952)
via llvm-commits
- [compiler-rt] [win/asan] GetInstructionSize: Make `83 E4 XX` a generic entry. (PR #119644)
via llvm-commits
- [llvm] 44c05a6 - [M68k] add 32 bit branch instrs and relaxations (#117371)
via llvm-commits
- [llvm] a674209 - [RISCV][TTI] Model the cost of insert/extractelt when the vector split into multiple register group and idx exceed single group. (#118401)
via llvm-commits
- [llvm] f33e236 - [clang][Modules] Fixing Build Breaks When -DLLVM_ENABLE_MODULES=ON (#119473)
via llvm-commits
- [llvm] 9040dd4 - [memprof] Improve the way we express Frames in YAML (#119629)
via llvm-commits
- [llvm] 80e7f50 - [gn build] Port ae5836f6b6a8
LLVM GN Syncbot via llvm-commits
- [llvm] 8420602 - [memprof] Drop testing:: in a unit test (NFC) (#119636)
via llvm-commits
- [llvm] [memprof] Use IndexedMemProfData in unit tests (NFC) (PR #119648)
Kazu Hirata via llvm-commits
- [llvm] a67bd94 - [ValueTracking] Add missing operand checks in `computeKnownFPClassFromCond` (#119579)
via llvm-commits
- [clang] [llvm] [LLVM][rtsan] Add module pass to initialize rtsan (PR #118989)
Vitaly Buka via llvm-commits
- [llvm] 22f0ebb - TargetLibraryInfo: Use pointer index size to determine getSizeTSize(). (#118747)
via llvm-commits
- [llvm] fd2f8d4 - [LoadStoreVectorizer] Postprocess and merge equivalence classes (#114501)
via llvm-commits
- [llvm] Reland 2de78815604e9027efd93cac27c517bf732587d2 (PR #119650)
Shubham Sandeep Rastogi via llvm-commits
- [llvm] [memprof] Use addCallStack in a unit test (NFC) (PR #119651)
Kazu Hirata via llvm-commits
- [llvm] [BOLT] Fix counts aggregator in merge-fdata (PR #119652)
Amir Ayupov via llvm-commits
- [llvm] da71203 - [MISched] Unify the way to specify scheduling direction (#119518)
via llvm-commits
- [llvm] [SPIR-V] Add SPIRV to LLVM_ALL_TARGETS (PR #119653)
Michal Paszkowski via llvm-commits
- [llvm] 0e80f9a - Reland 2de78815604e9027efd93cac27c517bf732587d2 (#119650)
via llvm-commits
- [llvm] 990b6f0 - [gn build] Port 0e80f9a1b51e
LLVM GN Syncbot via llvm-commits
- [llvm] 10ed7d9 - Move DroppedVariableStatsIRTest.cpp to CodeGen folder
Shubham Sandeep Rastogi via llvm-commits
- [llvm] ed5d897 - [gn build] Port 10ed7d94b52c
LLVM GN Syncbot via llvm-commits
- [llvm] Revert "[LoadStoreVectorizer] Postprocess and merge equivalence classes" (PR #119657)
Michal Paszkowski via llvm-commits
- [llvm] 04313b8 - Revert "[LoadStoreVectorizer] Postprocess and merge equivalence classes" (#119657)
via llvm-commits
- [llvm] [NFC][TargetTransformInfo][VectorUtils] Consolidate `isVectorIntrinsic...` api (PR #117635)
Farzon Lotfi via llvm-commits
- [llvm] [AArch64][CostModel] Improve cost estimate of scalarizing a vector di… (PR #118055)
Sushant Gokhale via llvm-commits
- [llvm] 64fadf1 - [memprof] Use IndexedMemProfData in unit tests (NFC) (#119648)
via llvm-commits
- [llvm] 48ed918 - [RISCV] Use OperandType from MCInstrDesc in RISCVInstrInfo::createMIROperandComment. NFCI (#119637)
via llvm-commits
- [llvm] 2698fc6 - [RISCV] Refactor helper in isDesirableToCommuteWithShift. NFC (#119526)
via llvm-commits
- [llvm] b26fe5b - [VPlan] Use variadic isa<> in a few more places. NFC (#119538)
via llvm-commits
- [llvm] 088db86 - [RISCV] Merge shuffle sources if lanes are disjoint (#119401)
via llvm-commits
- [llvm] 0614c60 - [RISCV] Add Qualcomm uC Xqcics(Conditional Select) extension (#119504)
via llvm-commits
- [llvm] [PseudoProbe] Fix cleanup for pseudo probe desc and discriminator (PR #119660)
Haohai Wen via llvm-commits
- [llvm] [LoopPeel] Added support for cases where PhiAnalyzer contains Induction PHI (PR #94900)
Ryotaro Kasuga via llvm-commits
- [llvm] 22d26ae - [RISCV] Optimize (slli (srli (slli X, C1), C1), C2) -> (srli (slli X, C1), C1-C2) (#119567)
via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Craig Topper via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Craig Topper via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Craig Topper via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Craig Topper via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Craig Topper via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Sushant Gokhale via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Sushant Gokhale via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Sushant Gokhale via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Sushant Gokhale via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Sushant Gokhale via llvm-commits
- [llvm] [InstCombine] Transform high latency, dependent FSQRT/FDIV into FMUL (PR #87474)
Sushant Gokhale via llvm-commits
- [llvm] 077cc3d - Revert "Move DroppedVariableStatsIRTest.cpp to CodeGen folder"
Shubham Sandeep Rastogi via llvm-commits
- [llvm] [JITLink][AArch32] Add explicit visibility macros to functions needed by unittests (PR #116557)
Lang Hames via llvm-commits
- [llvm] 925471e - [llvm][Support][Windows] Avoid crash calling remove_directories() (#118677)
via llvm-commits
- [llvm] bff6fee - [gn build] Port 077cc3deeebe
LLVM GN Syncbot via llvm-commits
- [llvm] ef28e96 - Add a super simple wrapper for a merged string table. (#119488)
via llvm-commits
- [llvm] 9992b16 - [gn build] Port ef28e963e3cf
LLVM GN Syncbot via llvm-commits
- [llvm] [VPlan] Omit zero add in VPWidenIntOrFpInductionRecipe (PR #119668)
Luke Lau via llvm-commits
- [llvm] [RISCV] Change func to funct in RISCVInstrInfoXqci.td. NFC (PR #119669)
Sudharsan Veeravalli via llvm-commits
- [llvm] 0876c11 - [AMDGPU] Parse wwm filter flag for regalloc fast (#119347)
via llvm-commits
- [compiler-rt] Fix rtsan build with musl (PR #119674)
Yi Kong via llvm-commits
- [llvm] b3cba9b - [LoopVectorize] Vectorize select-cmp reduction pattern for increasing integer induction variable (#67812)
via llvm-commits
- [llvm] [memprof] Use return values from addFrame and addCallStack (NFC) (PR #119676)
Kazu Hirata via llvm-commits
- [llvm] [Analysis]: Allow inlining recursive call IF recursion depth is 1. (PR #119677)
Hassnaa Hamdi via llvm-commits
- [llvm] [M68k] Add remaining addressing modes for Atomic operations (PR #115523)
John Paul Adrian Glaubitz via llvm-commits
- [llvm] [llvm] Migrate away from PointerUnion::{is, get} (NFC) (PR #119679)
Kazu Hirata via llvm-commits
- [llvm] [llvm-objcopy][ELF] Add an option to remove notes (PR #118739)
James Henderson via llvm-commits
- [llvm] 08c9bb2 - [RISCV] Change func to funct in RISCVInstrInfoXqci.td. NFC (#119669)
via llvm-commits
- [llvm] [SLP] NFC. Refactor getEntryCost and isReverseOrder usage. (PR #119680)
Han-Kuan Chen via llvm-commits
- [llvm] ff13f61 - [LLVM] Update TableGen maintainer (#119569)
via llvm-commits
- [llvm] [AMDGPU] Fix Base Address of dynamically sized stack object considering growing up stack (PR #119168)
via llvm-commits
- [llvm] [IR] Introduce captures attribute (PR #116990)
Nikita Popov via llvm-commits
- [llvm] e335290 - [LLVM] Update MC maintainer (#119571)
via llvm-commits
- [llvm] 5013c81 - [GlobalOpt][Evaluator] Don't evaluate calls with signature mismatch (#119548)
via llvm-commits
- [llvm] [VPlan] Hook IR blocks into VPlan during skeleton creation (NFC) (PR #114292)
Florian Hahn via llvm-commits
- [llvm] 5ca26d7 - [AArch64][SME2] Improve register allocation of multi-vector SME intrinsics (#116399)
via llvm-commits
- [llvm] [AMDGPU][CodeGen] Do not backtrace invalid -regalloc param (PR #119687)
Akshat Oke via llvm-commits
- [llvm] [VFABI] Add support for vector functions that return struct types (PR #119000)
Benjamin Maxwell via llvm-commits
- [llvm] 5e247d7 - [SROA] Optimize reloaded values in allocas that escape into readonly nocapture calls. (#116645)
via llvm-commits
- [llvm] [SLP][REVEC] Fix the number of elements in the mask of a ShuffleVectorInst is not a power of 2. (PR #119689)
Han-Kuan Chen via llvm-commits
- [llvm] a611d67 - [RISCV][TTI] Add llvm.fmuladd and llvm.vp.fmuladd into canSplatOperand (#119508)
via llvm-commits
- [llvm] 5b07750 - [Transforms] Silence a warning in SROA.cpp (NFC)
Jie Fu via llvm-commits
- [llvm] b604d23 - [VectorCombine] Pull out isa<VectorType> check.
Simon Pilgrim via llvm-commits
- [llvm] 625ec7e - [VectorCombine] Move concat-boolmasks.ll tests to be VectorCombine only
Simon Pilgrim via llvm-commits
- [llvm] [VPlan] Fix classof() in VPWiden{Load|Store}Recipe NFC. (PR #119691)
Elvis Wang via llvm-commits
- [llvm] [LoopInterchange] Constrain LI within supported loop nest depth (PR #118656)
Madhur Amilkanthwar via llvm-commits
- [llvm] Add release notes for LLDB inline diagnostics (PR #116841)
David Spickett via llvm-commits
- [llvm] AMDGPU: Fix entry for mac in VGPR->AGPR MFMA table (PR #119693)
Matt Arsenault via llvm-commits
- [llvm] 2be41e7 - [AlwaysInline] Fix analysis invalidation (#119566)
via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119695)
Simon Pilgrim via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119695)
via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119695)
via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119695)
Alexey Bataev via llvm-commits
- [llvm] [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (PR #119695)
Simon Pilgrim via llvm-commits
- [llvm] [Workflows] Improve GitHub Actions Security hardening (PR #117787)
Carlo Cabrera via llvm-commits
- [llvm] [CodeGen] Correctly handle non-standard cases in RemoveLoadsIntoFakeUses (PR #111551)
Stephen Tozer via llvm-commits
- [compiler-rt] f85579f - [win/asan] GetInstructionSize: Fix `83 E4 XX` to return 3. (#119644)
via llvm-commits
- [llvm] [LoongArch] Modify expanding code sequence for PseudoLA_TLS_LE (PR #119696)
via llvm-commits
- [llvm] [InstCombine] Support gep nuw in icmp folds (PR #118472)
via llvm-commits
- [llvm] f9734b9 - [mlir][OpenMP] - MLIR to LLVMIR translation support for delayed privatization of allocatables in `omp.target` ops (#116576)
via llvm-commits
- [llvm] [CodeGen] Avoid sinking vector comparisons during CodeGenPrepare (PR #113158)
David Sherwood via llvm-commits
- [llvm] [WinEH] Take musttail calls into account when unlinking eh records (PR #119702)
via llvm-commits
- [llvm] 86779da - [VectorCombine] Fold "(or (zext (bitcast X)), (shl (zext (bitcast Y)), C))" -> "(bitcast (concat X, Y))" MOVMSK bool mask style patterns (#119695)
via llvm-commits
- [llvm] [AArch64] Unroll some loops with early-continues on Apple Silicon. (PR #118499)
Florian Hahn via llvm-commits
- [compiler-rt] 34d244a - Fix rtsan build with musl (#119674)
via llvm-commits
- [compiler-rt] [compiler-rt] Don't build SME routines if __arm_cpu_features is not initialised. (PR #119703)
Sander de Smalen via llvm-commits
- [llvm] e909c0c - [SelectOpt] Add support for AShr/LShr operands (#118495)
via llvm-commits
- [llvm] bdaa82a - [AMDGPU] Mark AGPR tuple implicit in the first instr of AGPR spills. (#115285)
via llvm-commits
- [llvm] [AMDGPU] Stop using True16 profile for v_bitop3_b16 of gfx950. (PR #119706)
Pravin Jagtap via llvm-commits
- [llvm] [Kaleidoscope] Add mem2reg pass to function pass manager (PR #119707)
via llvm-commits
- [llvm] [LV] Add VPWiden{Load|Store}EVLRecipe into emitInvalidCostRemarks(). (PR #119708)
Elvis Wang via llvm-commits
- [llvm] [RFC] TableGen-erate SDNode descriptions (PR #119709)
Sergei Barannikov via llvm-commits
- [llvm] [LV] Prevent query the computeCost() when VF=1 in emitInvalidCostRemarks(). (PR #117288)
David Sherwood via llvm-commits
- [llvm] bb1961e - [AMDGPU] Stop using True16 profile for v_bitop3_b16 of gfx950. (#119706)
via llvm-commits
- [llvm] 67eb05b - [PowerPC] Add special handling for arguments that are smaller than pointer size. (#119003)
via llvm-commits
- [llvm] [AMDGPU] Fix base address of dynamically sized stack object for growing up stack (PR #119168)
via llvm-commits
- [llvm] [AMDGPU] Fix base address of dynamically sized stack object for upward growing stack (PR #119168)
via llvm-commits
- [llvm] [BOLT] Fix bug in lookupStubFromGroup (PR #119710)
via llvm-commits
- [llvm] 6f8a363 - [Kaleidoscope] Add mem2reg pass to function pass manager (#119707)
via llvm-commits
- [llvm] [offload][SYCL] Add SYCL Module splitting (PR #119713)
Maksim Sabianin via llvm-commits
- [lldb] [llvm] [lldb][telemetry] Implement LLDB Telemetry (part 1) (PR #119716)
Vy Nguyen via llvm-commits
- [llvm] 2f8238f - [llvm] Migrate away from PointerUnion::{is,get} (NFC) (#119679)
via llvm-commits
- [llvm] fda80a4 - [memprof] Use addCallStack in a unit test (NFC) (#119651)
via llvm-commits
- [llvm] 6c8f41d - [VPlan] Hook IR blocks into VPlan during skeleton creation (NFC) (#114292)
via llvm-commits
- [compiler-rt] e5371ed - [compiler-rt] Don't build SME routines if __arm_cpu_features is not initialised. (#119703)
via llvm-commits
- [llvm] [AMDGPU] Add target hook to isGlobalMemoryObject (PR #112781)
Austin Kerbow via llvm-commits
- [llvm] 9c319d5 - [AArch64] Enable subreg liveness tracking by default.
Sander de Smalen via llvm-commits
- [llvm] [Utils] Consolidate `LockstepReverseIterator` into own header (NFC) (PR #116657)
Antonio Frighetto via llvm-commits
- [llvm] 60d9e6f - [IRCE] Relax profitability check (#104659)
via llvm-commits
- [llvm] c95af08 - [VPlan] Move ::getVectorLoopRegion out of ifdef (NFC).
Florian Hahn via llvm-commits
- [llvm] llvm.lround: Added the intrinsic cost model case with a test. (PR #105694)
Sumanth Gundapaneni via llvm-commits
- [llvm] [LoopVectorize] Make needsExtract notice scalarized instructions (PR #119720)
John Brawn via llvm-commits
- [llvm] [ARM][ConstantIslands] Correct MinNoSplitDisp calculation (PR #114590)
David Green via llvm-commits
- [llvm] [GlobalISel] Use replaceRegOrBuildCopy when legalizer-combining anyext(undef). (PR #119721)
David Green via llvm-commits
- [llvm] 4a5f82b - [MC] Fix DWARF file table for files with empty DWARF (#119572)
via llvm-commits
- [llvm] 4cce107 - [M68k] Add remaining addressing modes for Atomic operations (#115523)
via llvm-commits
- [llvm] [GlobalSel][NFC] Remove LLT initializers taking scalar sizes (PR #119725)
Tim Gymnich via llvm-commits
- [llvm] 61510b5 - Revert "[AArch64] Enable subreg liveness tracking by default."
Sander de Smalen via llvm-commits
- [lld] [lld/COFF] Demangle symbol name in discarded section relocation error message (PR #119726)
Nico Weber via llvm-commits
- [llvm] [VPlan] Allow VPWidenPHI in non-native path and copy DebugLoc (PR #118662)
Luke Lau via llvm-commits
- [llvm] d99c999 - [RISCV][VLOPT] Add support for mask-register logical instructions and set mask instructions (#112231)
via llvm-commits
- [llvm] 2e9bfca - [RISCV] Remove unused SDNodeXForm from RISCVGISel.td. NFC
Craig Topper via llvm-commits
- [llvm] [mlir] NfC fix comment in #119039 (PR #119727)
Nirvedh Meshram via llvm-commits
- [llvm] [SelectOpt] Optimise big select groups in the latch of a non-inner loop to branches (PR #119728)
Igor Kirillov via llvm-commits
- [llvm] 9b14ded - [memprof] Use return values from addFrame and addCallStack (NFC) (#119676)
via llvm-commits
- [llvm] [RISCV] Move GIComplexOperandMatcher and GICustomOperandRenderer next to their SelectionDAG equivalents. NFC (PR #119729)
Craig Topper via llvm-commits
- [llvm] 2db2dc8 - [GlobalISel][NFC] Fix LLT Propagation (#119587)
via llvm-commits
- [llvm] 7ece560 - [GISel] Support narrowing G_ICMP with more than 2 parts. (#119335)
via llvm-commits
- [llvm] [NVPTX] Aggressively try to replace image handles with references (PR #119730)
Alex MacLean via llvm-commits
- [llvm] [AArch64][SVE] Don't require 16-byte aligned SVE loads/stores with +strict-align (PR #119732)
Benjamin Maxwell via llvm-commits
- [llvm] [RISCV][VLOPT] Add vector integer cmp instructions to isSupportedInstr and getOperandInfo (PR #119733)
Michael Maitland via llvm-commits
- [llvm] 58f9c4f - [flang][OpenMP] Semantic checks for IN_REDUCTION and TASK_REDUCTION (#118841)
via llvm-commits
- [llvm] 03cbe42 - [flang][OpenMP] Rework LINEAR clause (#119278)
via llvm-commits
- [llvm] [AMDGPU][True16][MC] true16 for v_cndmask_b16 (PR #119736)
Brox Chen via llvm-commits
- [llvm] 2546ae4 - [SLP][REVEC] Fix the number of elements in the mask of a ShuffleVectorInst is not a power of 2. (#119689)
via llvm-commits
- [llvm] wip: [DirectX] Refactor resources into binding and type passes (PR #119738)
Justin Bogner via llvm-commits
- [clang] [llvm] [rtsan][llvm] Remove functional pass, only support module pass (PR #119739)
Chris Apple via llvm-commits
- [clang] [llvm] [clang][modules] Separate parsing of modulemaps (PR #119740)
Michael Spencer via llvm-commits
- [llvm] [AArch64][CostModel] Consider the cost of const vector (PR #117539)
Sushant Gokhale via llvm-commits
- [llvm] Add check for SYS_gettid support (PR #119742)
Alexander Peskov via llvm-commits
- [llvm] [RISCV][VLOPT] Add vector indexed instructions to getOperandInfo (PR #119748)
Michael Maitland via llvm-commits
- [clang] [llvm] True16 for v_alignbyte_b32 in MC (PR #119750)
Brox Chen via llvm-commits
- [llvm] b03470b - [RISCV] Use a switch instead of an if/else chain. NFC
Craig Topper via llvm-commits
- [llvm] [TableGen] Allow empty terminator in SequenceToOffsetTable (PR #119751)
Sergei Barannikov via llvm-commits
- [lld] [lld/COFF] Handle -start-lib / -end-lib better in /reproduce: output (PR #119752)
Nico Weber via llvm-commits
- [compiler-rt] [sanitizer_common] Return nullptr on ASan allocator commitment error (PR #119753)
Mike Hommey via llvm-commits
- [llvm] 4e828f8 - [VPlan] Perform DT expensive input DT verification earlier (NFC).
Florian Hahn via llvm-commits
- [llvm] [AsmParser] Convert empty arrays to `poison` (PR #119754)
Pedro Lobo via llvm-commits
- [llvm] 463e93b - Reapply [AMDGPU] prevent shrinking udiv/urem if either operand exceeds signed max (#119325)
via llvm-commits
- [llvm] [M68k] update dissassmbly test to require atLeastM68020 for BSR32 (PR #119758)
via llvm-commits
- [llvm] [llvm-gsymutil] Improve dumping of call sites for merged functions (PR #119759)
via llvm-commits
- [llvm] [Assignment Tracking] Change placeholder from `undef` to `poison` (PR #119760)
Pedro Lobo via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Nikita Popov via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Alex MacLean via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Artem Belevich via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Artem Belevich via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Artem Belevich via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] [NVPTX] Constant-folding for f2i, d2ui, f2ll etc. (PR #118965)
Lewis Crawford via llvm-commits
- [llvm] 9b65b1e - [M68k] update dissassmbly test to require atLeastM68020 for BSR32 (#119758)
via llvm-commits
- [llvm] [AMDGPU] Restrict promote alloca on pointers across address spaces (PR #119762)
Sumanth Gundapaneni via llvm-commits
- [llvm] [LoopInterchange] Redundant isLexicographicallyPositive check (PR #117343)
via llvm-commits
- [llvm] [SimplifyCFG] Preserve common TBAA metadata when hoisting instructions. (PR #97158)
Florian Hahn via llvm-commits
- [llvm] 7071cd3 - Revert "[Transforms] Silence a warning in SROA.cpp (NFC)"
Kirill Stoimenov via llvm-commits
- [llvm] e3676aa - Revert "[SROA] Optimize reloaded values in allocas that escape into readonly nocapture calls. (#116645)"
Kirill Stoimenov via llvm-commits
- [llvm] Introducing LLVM Guru on Gurubase.io (PR #119766)
via llvm-commits
- [llvm] [RISCV] Use Log2SEW=0 for VMNAND/VMSET created for riscv_vmsge(u) intrinsics. (PR #119767)
Craig Topper via llvm-commits
- [llvm] 05137cc - [AsmParser] Convert empty arrays to `poison` (#119754)
via llvm-commits
- [llvm] [DA] disambiguate evolution of base addresses (PR #116628)
Sebastian Pop via llvm-commits
- [llvm] [AMDGPU] Rework getDivNumBits API (PR #119768)
via llvm-commits
- [llvm] [BOLT][Linux] Fix static keys test case (PR #119771)
Maksim Panchenko via llvm-commits
- [llvm] [DirectX] Get resource information via TargetExtType (PR #119772)
Justin Bogner via llvm-commits
- [llvm] [DFAJumpThreading] Don't bail early after encountering unpredictable values (PR #119774)
Usman Nadeem via llvm-commits
- [llvm] [RISCV] Split OPERAND_SEW operand type for mask only instructions. (PR #119776)
Craig Topper via llvm-commits
- [llvm] [DFAJumpThreading] Rewrite the way paths are enumerated (PR #96127)
Ana Pazos via llvm-commits
- [llvm] [AMDGPU][True16][MC] update vop1 mc test with update script (PR #119778)
Brox Chen via llvm-commits
- [llvm] [memprof] Test the memprof-use pass with a YAML (PR #119779)
Kazu Hirata via llvm-commits
- [llvm] [SCEV] Introduce SCEVUse, use it instead of const SCEV * (NFCI) (WIP). (PR #91961)
Florian Hahn via llvm-commits
- [llvm] [DirectX] Introduce the DXILResourceAccess pass (PR #116726)
Justin Bogner via llvm-commits
- [llvm] d1dff1d - [LV] Remove hard-coded VPValue numbers in test check lines. (NFC)
Florian Hahn via llvm-commits
- [llvm] 80cd9e4 - [RISCV] Move GIComplexOperandMatcher and GICustomOperandRenderer next to their SelectionDAG equivalents. NFC (#119729)
via llvm-commits
- [llvm] [RISCV] Rename suffixes on VCPOP/VMSBF/VMSET/etc pseudos. NFC (PR #119785)
Craig Topper via llvm-commits
- [llvm] 37cd792 - AMDGPU: Fix entry for mac in VGPR->AGPR MFMA table (#119693)
via llvm-commits
- [llvm] [RISCV] Use _B* suffix for vector mask logic pseudo instructions. (PR #119787)
Craig Topper via llvm-commits
- [llvm] 7442be6 - [RISCV][VLOPT] Add vector mask producing integer instructions to isSupportedInstr and getOperandInfo (#119733)
via llvm-commits
- [llvm] 88c18da - [RISCV] Rename suffixes on VCPOP/VMSBF/VMSET/etc pseudos. NFC (#119785)
via llvm-commits
- [compiler-rt] [compiler-rt] Fixed Android 8.1 `getauxval(AT_PAGESZ)` crashes if called from `.preinit_array`. (#113427) (PR #116121)
via llvm-commits
- [llvm] Use TargetABI to assign default-target features in getDefaultSubtargetFeatures (PR #100833)
via llvm-commits
- [llvm] 08379d6 - [memprof] Test the memprof-use pass with a YAML (#119779)
via llvm-commits
- [llvm] 38eaea7 - TargetParser: AArch64: Add part numbers for Apple CPUs.
via llvm-commits
- [clang] [compiler-rt] [flang] [libc] [libcxx] [lldb] [llvm] TargetParser: AArch64: Add part numbers for Apple CPUs. (PR #119777)
via llvm-commits
- [compiler-rt] [win/asan] GetInstructionSize: Fix `8D A4 24 ...` to return rel_offset=3. (PR #119794)
via llvm-commits
- [llvm] AMDGPU: Remove large, negative AddedComplexity from minimum/maximum patterns (PR #119795)
Matt Arsenault via llvm-commits
- [llvm] AMDGPU: Fix verifier assert with out of bounds subregister indexes (PR #119799)
Matt Arsenault via llvm-commits
- [llvm] 7687548 - [InstCombine] Optimistically allow multiple shufflevector uses in foldOpPhi (#114278)
via llvm-commits
- [lld] 51001f8 - [X86][MC] Fix offset for R_X86_64_CODE_6_GOTTPOFF fixup (#119496)
via llvm-commits
- [llvm] 5e53a8d - AMDGPU: Fix verifier assert with out of bounds subregister indexes (#119799)
via llvm-commits
- [llvm] [M68k] implement -mxgot (PR #119803)
via llvm-commits
- [lld] [docs] Add blank line before sub-items of relocation types newly added (PR #119804)
Feng Zou via llvm-commits
- [llvm] [MGLO] Add Threshold to Prevent Pathological Compile Time Cases (PR #119807)
Aiden Grossman via llvm-commits
- [llvm] ada517b - [MLGO][NFC] Clang format MLRegAllocEvictAdvisor.cpp
Aiden Grossman via llvm-commits
- [compiler-rt] [compiler-rt][MSVC][CMake] Wrap Linker flags for ICX (PR #118496)
LLVM Continuous Integration via llvm-commits
- [llvm] 1562b70 - Reapply "[DomTreeUpdater] Move critical edge splitting code to updater" (#119547)
via llvm-commits
- [llvm] 8220415 - [SLP] Make getSameOpcode support different instructions if they have same semantics. (#112181)
via llvm-commits
- [llvm] [Github] Bump CI container to LLVM 19.1.5 (PR #119809)
Aiden Grossman via llvm-commits
- [llvm] 3133acf - Revert "[SLP] Make getSameOpcode support different instructions if they have same semantics. (#112181)"
Han-Kuan Chen via llvm-commits
- [llvm] [BOLT] Require non root user for unreadable-profile.test (PR #119816)
Aiden Grossman via llvm-commits
- [llvm] 60325ab - [MLGO] Add Threshold to Prevent Pathological Compile Time Cases (#119807)
via llvm-commits
- [llvm] 0c94915 - [RISCV] Use _B* suffix for vector mask logic pseudo instructions. (#119787)
via llvm-commits
- [llvm] [AMDGPU] Update base address of dynamically sized stack object for upward growing stack (PR #119168)
via llvm-commits
- [llvm] [AMDGPU] Update base addr of dyn sized stack object for upward growing stack (PR #119168)
via llvm-commits
- [llvm] [AMDGPU] Update base addr of dyn alloca for upward growing stack (PR #119168)
via llvm-commits
- [llvm] [AMDGPU] Update base addr of dyn alloca considering upward growing stack (PR #119168)
via llvm-commits
- [llvm] [AMDGPU] Update base addr of dyn alloca considering GrowingUp stack (PR #119168)
via llvm-commits
- [compiler-rt] ae89be0 - [ORC-RT] Fix comments. NFC.
Lang Hames via llvm-commits
- [llvm] a1739d2 - [JITLink][aarch64] Fix comment for trampoline instruction sequence. NFC.
Lang Hames via llvm-commits
- [llvm] 81c680a - [ORC] Improve JITLinkReentryTrampolines "arch not supported" error message.
Lang Hames via llvm-commits
- [lld] 1865f0e - [lld-link] Replace warn(...) with Warn(ctx)
Fangrui Song via llvm-commits
- [llvm] 7a64855 - [AMDGPU][CodeGen] Do not backtrace invalid -regalloc param (#119687)
via llvm-commits
- [llvm] [AMDGPU] Update base addr of dyn alloca considering GrowingUp stack (PR #119822)
via llvm-commits
- [llvm] [Mips] Fix compiler crash when returning fp128 after calling a functi… (PR #117525)
via llvm-commits
- [clang] [llvm] [RISCV] Add Qualcomm uC Xqcilsm (Load Store Multiple) extension (PR #119823)
Sudharsan Veeravalli via llvm-commits
- [llvm] [SandboxIR] Use std::make_unique (NFC) (PR #119824)
Kazu Hirata via llvm-commits
- [llvm] [MachineLICM] Use `RegisterClassInfo::getRegPressureSetLimit` (PR #119826)
Pengcheng Wang via llvm-commits
- [llvm] [MachinePipeliner] Use `RegisterClassInfo::getRegPressureSetLimit` (PR #119827)
Pengcheng Wang via llvm-commits
- [llvm] [memprof] Don't use Frame::hash() (NFC) (PR #119828)
Kazu Hirata via llvm-commits
- [lld] [lld,wasm] Introduce Ctx::arg (PR #119829)
Fangrui Song via llvm-commits
- [llvm] [ELFYAML] Introduce the external interface `CustomSection` (PR #115707)
Jessica Paquette via llvm-commits
- [llvm] [MachineSink] Use `RegisterClassInfo::getRegPressureSetLimit` (PR #119830)
Pengcheng Wang via llvm-commits
- [llvm] [memprof] Make InstrProfwriter::addMemProfRecord and its friends private (NFC) (PR #119831)
Kazu Hirata via llvm-commits
- [llvm] [GISel] Remove unused DataLayout operand from getApproximateEVTForLLT (PR #119833)
Craig Topper via llvm-commits
- [llvm] [LLParser] Allow comparing ValIDs with different kinds (PR #119834)
Yingwei Zheng via llvm-commits
- [compiler-rt] 5828aef - [sanitizer_common] Return nullptr from ASan on ERROR_COMMITMENT_LIMIT (#119753)
via llvm-commits
- [llvm] e32c428 - [SimplifyCFG] Precommit tests for PR118955 (NFC)
Antonio Frighetto via llvm-commits
- [llvm] d26df32 - [SimplifyCFG] Consider preds to switch in `simplifyDuplicateSwitchArms`
Antonio Frighetto via llvm-commits
- [llvm] 1d07098 - [WinEH] Take musttail calls into account when unlinking eh records (#119702)
via llvm-commits
- [lld] [ELF] Adjust --compress-sections to support compression level (PR #90567)
via llvm-commits
- [llvm] [ObjectYAML][ELF] Report incorrect offset to generate notes (PR #118741)
James Henderson via llvm-commits
- [llvm] 3d6b2d4 - [GlobalISel] Use replaceRegOrBuildCopy when legalizer-combining anyext(undef). (#119721)
via llvm-commits
- [llvm] [LV] Limits the splat operations be hoisted must not be defined by a recipe. (PR #117138)
Mel Chen via llvm-commits
- [llvm] [RISCV][VLOPT] Get MachineInstr from MachineOperand in getOperandInfo. NFC (PR #119838)
Luke Lau via llvm-commits
- [llvm] ccc8e45 - [PseudoProbe] Fix cleanup for pseudo probe after annotation (#119660)
via llvm-commits
- [llvm] 1fd3d1d - [AArch64] Add intrinsics for SME FP8 FDOT LANE instructions (#118492)
via llvm-commits
- [llvm] [CI][Github] Add linux premerge workflow (PR #119635)
Aiden Grossman via llvm-commits
- [llvm] [llvm][Support][Windows] Refactored remove_directories() w/o CComPtr and atlbase.h (PR #119843)
Dmitry Vasilyev via llvm-commits
- [clang] [llvm] [TargetLibraryInfo] Add libmvec support for risc-v (PR #119844)
Zhijin Zeng via llvm-commits
- [llvm] [SDAG] Allow folding stack slots into sincos/frexp in more cases (PR #118117)
Sam Tebbs via llvm-commits
- [clang] [llvm] [AArch64] Add intrinsics for SME FP8 FDOT single and multi instructions (PR #119845)
Jonathan Thackray via llvm-commits
- [llvm] Set fast flags for evlrecipe (PR #119847)
via llvm-commits
- [llvm] [GlobalISel] Use replaceRegOrBuildCopy when legalizer-combining s/zext(undef) (PR #119850)
David Green via llvm-commits
- [llvm] 217e0f3 - [SCEV] Add initial pattern matching for SCEV constants. (NFC) (#119389)
via llvm-commits
- [llvm] 94a77eb - [AArch64][GlobalISel] Guard against no operands in matchHoistLogicOpWithSameOpcodeHands
David Green via llvm-commits
- [llvm] 8820de6 - [debug] Use poison instead of undef to set a killed dbg.assign address [NFC] (#119760)
via llvm-commits
- [llvm] [VPlan] Pass VF as operand to VPWidenPointerInductionRecipe (PR #119859)
Luke Lau via llvm-commits
- [polly] 7163603 - [Polly] Use const SCEV * explicitly in more places. (NFC)
Florian Hahn via llvm-commits
- [llvm] [polly] [SCEV] Introduce SCEVUse, use it instead of const SCEV * (NFCI) (WIP). (PR #91961)
Florian Hahn via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, several arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, several arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, several arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, a subset of arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, a subset of arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, a subset of arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, a subset of arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, a subset of arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, a subset of arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
via llvm-commits
- [llvm] [SPIR-V] Add saturation and float rounding mode decorations, a subset of arithmetic constrained floating-point intrinsics, and SPV_INTEL_float_controls2 extension (PR #119862)
Michal Paszkowski via llvm-commits
- [compiler-rt] [compiler-rt][AArch64] Allow platform-specific mangling of SME routines. (PR #119864)
Sander de Smalen via llvm-commits
- [llvm] [AArch64][SME2] Extend getRegAllocationHints for ZPRStridedOrContiguousReg (PR #119865)
Kerry McLaughlin via llvm-commits
- [llvm] a30e50f - [BasicAA] Do not decompose past casts with different index width (#119365)
via llvm-commits
- [llvm] 07aab4a - [DataLayout] Remove getMaxIndexSizeInBits() API
Nikita Popov via llvm-commits
- [clang] [llvm] [AArch64] Implement intrinsics for FP8 SME FMLAL/FMLALL (multi) (PR #119546)
Jonathan Thackray via llvm-commits
- [llvm] a25b2ba - [AsmParser] Allow comparing ValIDs with different kinds (#119834)
via llvm-commits
- [llvm] [BOLT][AArch64][NFC] Enable function print after ADRRelaxation (PR #119869)
Paschalis Mpeis via llvm-commits
- [llvm] [BOLT][NFC] Rename getNames for PLT, TailDuplication (PR #119870)
Paschalis Mpeis via llvm-commits
- [llvm] 7c9404c - [flang][OpenMP] Add frontend support for ompx_bare clause (#111106)
via llvm-commits
- [llvm] [bazel]Fix Bazel build past bc29fc937c6cb4a210f80c93c79fc6ed97c801f8. (PR #119874)
Danial Klimkin via llvm-commits
- [llvm] d098ce0 - [llvm][Support][Windows] Refactored remove_directories() w/o CComPtr and atlbase.h (#119843)
via llvm-commits
- [clang-tools-extra] [llvm] [clang-tidy][doc][NFC] extract common global options in doc (PR #119842)
Congcong Cai via llvm-commits
- [llvm] Add pass to turn function into Unreachable and script to find UB. (PR #118034)
Yingwei Zheng via llvm-commits
- [llvm] [TableGen] Add TreePatternNode::children and use it in for loops (NFCI) (PR #119877)
Sergei Barannikov via llvm-commits
- [llvm] 75e6d0e - [flang][OpenMP]Add support for OpenMP ERROR directive (#119582)
via llvm-commits
- [llvm] c217243 - [AArch64] Implements FP8 SVE intrinsics for dot-product (#118125)
via llvm-commits
- [llvm] 4a0d53a - PatternMatch: migrate to CmpPredicate (#118534)
via llvm-commits
- [llvm] [llvm] fix few copypaste typos (PR #119881)
via llvm-commits
- [clang] [llvm] [RISCV] Add MIPS P8700 processor (PR #119882)
Djordje Todorovic via llvm-commits
- [llvm] assert when growing down stack (PR #119883)
via llvm-commits
- [llvm] [InstSimplify] Remove most of undef handling logic (PR #119884)
Yingwei Zheng via llvm-commits
- [clang] [llvm] Add scheduling model for mips p8700 CPU (PR #119885)
Djordje Todorovic via llvm-commits
- [llvm] [RISCV][GISel] Added GISelPRedicateCodes to LeadingOnes*Mask (PR #119886)
Luke Quinn via llvm-commits
- [llvm] 0199486 - [LoongArch][NFC] Pre-commit tests for sign-extension removal with vectors
WANG Rui via llvm-commits
- [llvm] [BOLT][merge-fdata]Fix support for fdata files starting with no_lbr on ARM platform (PR #112328)
Paschalis Mpeis via llvm-commits
- [llvm] [LoongArch] Adds support for vectors in OptWInstrs (PR #118935)
via llvm-commits
- [llvm] [AMDGPU] Assert if stack grows downwards while lowering dynAlloca (PR #119888)
via llvm-commits
- [clang] [llvm] [OpenMP] Add support for '#pragma omp stripe'. (PR #119891)
Zahira Ammarguellat via llvm-commits
- [llvm] ConstraintElim: teach fact-transfer about samesign (PR #115893)
Ramkumar Ramachandra via llvm-commits
- [clang] [llvm] [BoundsChecking] Add parameters to pass (PR #119894)
Vitaly Buka via llvm-commits
- [llvm] [CMake] Simplify building of bolt-optimized clang for distribution builds (PR #117772)
Tom Stellard via llvm-commits
- [llvm] 4a65861 - [rtsan][llvm] Remove function pass, only support module pass (#119739)
via llvm-commits
- [llvm] c9070cc - [TableGen] Allow empty terminator in SequenceToOffsetTable (#119751)
via llvm-commits
- [llvm] 7db20a0 - [AMDGPU][True16][MC] update vop1 mc test with update script (#119778)
via llvm-commits
- [llvm] [Github] Add initial version of precommit checks (PR #80951)
Aiden Grossman via llvm-commits
- [llvm] 0d9fc17 - [GISel] Remove unused DataLayout operand from getApproximateEVTForLLT (#119833)
via llvm-commits
- [llvm] EarlyCSE: fix CmpPredicate duplicate-hashing (PR #119902)
Ramkumar Ramachandra via llvm-commits
- [llvm] 003a721 - [NFC] Don't recompute type name (#119631)
via llvm-commits
- [llvm] [AMDGPU][true16] [MC] Remove duplication in VOP1 test (PR #119905)
Brox Chen via llvm-commits
- [llvm] [GlobalOpt] Handle operators separately when removing GV users (PR #84694)
Anshil Gandhi via llvm-commits
- [llvm] [VectorCombine] vectorizeLoadInsert - fix shuffle when inserting into non-poison undef value (PR #119906)
Simon Pilgrim via llvm-commits
- [llvm] Revert "[NFC] Don't recompute type name" (PR #119907)
Ian Wood via llvm-commits
- [llvm] [RISCV] Support Parsing Nonstandard Relocations (PR #119909)
Sam Elliott via llvm-commits
- [llvm] [Support] Fix getTypeNameImpl on msvc (PR #119910)
Ian Wood via llvm-commits
- [llvm] da439d3 - [SLP] NFC. Refactor getEntryCost and isReverseOrder usage. (#119680)
via llvm-commits
- [clang] [llvm] [AArch64] Add FP8 Neon intrinsics for dot-product (PR #119911)
Momchil Velikov via llvm-commits
- [llvm] [LLVM][ConstantFold] Remove remaining uses of ConstantInt/FP::get(LLVMContext... (PR #119912)
Paul Walker via llvm-commits
- [llvm] [SandboxIR] Make some instruction constructors private (PR #119901)
Kazu Hirata via llvm-commits
- [llvm] [HWASan] [NFC] Avoid unnecessary vector (PR #119898)
via llvm-commits
- [llvm] 27d09e6 - [SandboxIR] Make some instruction constructors private (#119901)
via llvm-commits
- [llvm] f01b62a - [GlobalISel] Fix warnings
Kazu Hirata via llvm-commits
- [llvm] 668d968 - [RISCV] Add Qualcomm uC Xqcilsm (Load Store Multiple) extension (#119823)
via llvm-commits
- [llvm] 5cac0eb - [Support] Fix getTypeNameImpl on msvc (#119910)
via llvm-commits
- [llvm] [llvm-gsymutil] Add option to load callsites from DWARF (PR #119913)
via llvm-commits
- [llvm] [WIP][AMDGPU] Change `CC_AMDGPU_Func` to only use SGPR0 to SGPR27 for `inreg` argument passing (PR #115753)
Shilei Tian via llvm-commits
- [llvm] 3b3394b - [RISCV] Use Log2SEW=0 for VMNAND/VMSET created for riscv_vmsge(u) intrinsics. (#119767)
via llvm-commits
- [llvm] d1f51c6 - [TableGen] Add TreePatternNode::children and use it in for loops (NFC) (#119877)
via llvm-commits
- [llvm] [ci] Bump the version of clang-format used in the CI (PR #119915)
Louis Dionne via llvm-commits
- [llvm] [Github] Fix windows container push (PR #119916)
Aiden Grossman via llvm-commits
- [lld] 64da33a - ELF: Introduce --randomize-section-padding option.
via llvm-commits
- [llvm] 52e9f2c - [RISCV] Add MIPS P8700 processor (#119882)
via llvm-commits
- [compiler-rt] [ubsan-minimal] Refactor error reporting to use a single function (PR #119920)
Kirill Stoimenov via llvm-commits
- [clang] [llvm] [AArch64] Add intrinsics for SME FP8 FVDOT, FVDOTB and FVDOTT intrinsics (PR #119922)
Jonathan Thackray via llvm-commits
- [clang] [llvm] [BoundsChecking] Add parameters to pass (PR #119923)
Vitaly Buka via llvm-commits
- [llvm] [mlir] [mlir python] Port in-tree dialects to nanobind. (PR #119924)
Peter Hawkins via llvm-commits
- [llvm] 2eed88d - [AArch64] Implement FP8 SVE intrinsics for fused multiply-add (#118126)
via llvm-commits
- [llvm] 2daadbd - [AMDGPU][true16] [MC] Remove duplication in VOP1 test (#119905)
via llvm-commits
- [llvm] 82459ec - [RISCV] Split OPERAND_SEW operand type for mask only instructions. (#119776)
via llvm-commits
- [llvm] 5f72f2c - AMDGPU: Remove large, negative AddedComplexity from minimum/maximum patterns (#119795)
via llvm-commits
- [llvm] AMDGPU: Reduce AddedComplexity on canonicalize pattern (PR #119796)
Matt Arsenault via llvm-commits
- [llvm] [mlir] [MLIR] Make generated markdown doc more consistent (PR #119926)
Kevin Gleason via llvm-commits
- [llvm] [SimplifyCFG] Allows allow hoisting if all instructions match. (PR #97158)
Florian Hahn via llvm-commits
- [llvm] [SimplifyCFG] Allow hoisting if all instructions match. (PR #97158)
Florian Hahn via llvm-commits
- [llvm] [SimplifyCFG] Always allow hoisting if all instructions match. (PR #97158)
Florian Hahn via llvm-commits
- [llvm] c4a78b6 - [SimplifyCFG] Always allow hoisting if all instructions match. (#97158)
via llvm-commits
- [clang] [llvm] Reimplement constrained 'trunc' using operand bundles (PR #118253)
Kevin P. Neal via llvm-commits
- [llvm] [SCEV] Add SCEVs for scopes as users of origin SCEV. (PR #119897)
Florian Hahn via llvm-commits
- [compiler-rt] e5e0f23 - [nfc][ubsan-minimal] Refactor error reporting to use a single function (#119920)
via llvm-commits
- [llvm] ab07c51 - [memprof] Don't use Frame::hash() (NFC) (#119828)
via llvm-commits
- [llvm] cd093c2 - [memprof] Make InstrProfwriter::addMemProfRecord and its friends private (NFC) (#119831)
via llvm-commits
- [llvm] 5528388 - EarlyCSE: fix CmpPredicate duplicate-hashing (#119902)
via llvm-commits
- [llvm] [X86][Codegen] Shuffle certain shifts on i8 vectors to create opportunity for vectorized shift instructions (PR #117980)
William Huang via llvm-commits
- [llvm] 537e0e1 - [RISCV][GISel] Added GISelPredicateCodes to LeadingOnes*Mask (#119886)
via llvm-commits
- [llvm] [memprof] Simplify readMemprof (NFC) (PR #119930)
Kazu Hirata via llvm-commits
- [llvm] [TableGen][SelectionDAG] Correctly check the range of a leaf immediate (PR #119931)
Sergei Barannikov via llvm-commits
- [compiler-rt] 71d2fa7 - [ubsan-minimal] Switch to weak symbols for callbacks to allow overriding in client code (#119242)
via llvm-commits
- [llvm] [NVPTX] Attempt to load params using symbol addition node directly (PR #119935)
Kevin McAfee via llvm-commits
- [llvm] ecdf0da - [DAG] SDPatternMatch - Add m_ExtractElt and m_InsertElt matchers (#119430)
via llvm-commits
- [llvm] d015578 - [llvm-gsymutil] Fix dumping of call sites for merged functions (#119759)
via llvm-commits
- [clang] [llvm] UEFI backend for x86_64 (PR #109320)
yu shan wei via llvm-commits
- [libcxx] [llvm] [CI][Github] Add linux premerge workflow (PR #119635)
Aiden Grossman via llvm-commits
- [llvm] [BOLT][DWARF] Add support for DW_OP_GNU_push_tls_address to .debug_names (PR #119939)
Alexander Yermolovich via llvm-commits
- [lld] d73ef97 - [lld/COFF] Demangle symbol name in discarded section relocation error message (#119726)
via llvm-commits
- [llvm] [BOLT][NFC] Speedup merge-fdata (PR #119942)
Amir Ayupov via llvm-commits
- [llvm] workflows/build-ci-container: Fix typo in variable (PR #119943)
Tom Stellard via llvm-commits
- [lld] a222d00 - [lld][WebAssembly] Introduce Ctx::arg
via llvm-commits
- [llvm] e821f64 - Revert "[AMDGPU][CodeGen] Do not backtrace invalid -regalloc param (#119687)"
Kirill Stoimenov via llvm-commits
- [compiler-rt] [llvm] [win/asan] Support instructions in GetInstructionSize used by Wine. (PR #113085)
via llvm-commits
- [llvm] [DiagnosticInfo] Set correct DiagnosticKind for DiagnosticInfoIgnoringInvalidDebugMetadata class (PR #83680)
Alex Rønne Petersen via llvm-commits
- [llvm] Optimize AggressiveAntiDepBreaker.cpp::StartBlock() (PR #119951)
via llvm-commits
- [llvm] [CI] Only upload test results if buildkite-agent is present (PR #119954)
Aiden Grossman via llvm-commits
- [llvm] [memprof] YAMLify one test (NFC) (PR #119955)
Kazu Hirata via llvm-commits
- [llvm] 7c294eb - [memprof] Simplify readMemprof (NFC) (#119930)
via llvm-commits
- [llvm] [llvm-(min-)tblgen] Avoid redundant source compilation (PR #114494)
NAKAMURA Takumi via llvm-commits
- [llvm] [llvm-gsymutil] Disable test macho-gsym-merged-callsites-dsym (PR #119957)
via llvm-commits
- [llvm] 74fb992 - [llvm-gsymutil] Disable test macho-gsym-merged-callsites-dsym (#119957)
via llvm-commits
- [llvm] 97c3c32 - [TableGen][SystemZ] Correctly check the range of a leaf immediate (#119931)
via llvm-commits
- [lld] [LLD][MachO][NFC] Remove unused function (PR #119961)
Dmitry Chestnykh via llvm-commits
- [llvm] cc54a0c - [VectorCombine] vectorizeLoadInsert - only fold when inserting into a poison vector (#119906)
via llvm-commits
- [llvm] [SystemZ] Use the same PatFrag for all "insert imm" fragments (NFC) (PR #119962)
Sergei Barannikov via llvm-commits
- [llvm] d6b133e - [gn build] Port 6c4e70fcbbb6
LLVM GN Syncbot via llvm-commits
- [llvm] b7e75a7 - [gn build] Port 9474e0945918
LLVM GN Syncbot via llvm-commits
- [llvm] 0ae75eb - [AMDGPU] Assert if stack grows downwards. (#119888)
via llvm-commits
- [llvm] 10f23d1 - [X86] matchPMADDWD/matchPMADDWD_2 - update to use m_ExtractElt matchers. NFC.
Simon Pilgrim via llvm-commits
- [llvm] [AMDGPU] handling of COPY for wide tuples when v_pk_mov_b32 is used (PR #119966)
Pravin Jagtap via llvm-commits
- [llvm] [CodeGen] Implement SelectionDAGInfo for some targets (PR #119968)
Sergei Barannikov via llvm-commits
- [llvm] [CodeGen] Virtualize isTargetStrictFPOpcode / isTargetMemoryOpcode (PR #119969)
Sergei Barannikov via llvm-commits
- [llvm] 9ef73d6 - [AArch64] Fix brackets warning in assert. NFC
David Green via llvm-commits
- [llvm] c084921 - [SystemZ] Use the same PatFrag for all "insert imm" fragments (NFC) (#119962)
via llvm-commits
- [llvm] [ARM][Thumb2] Allow 2-operand variants of `[us]div` (PR #119976)
Dmitry Chestnykh via llvm-commits
- [llvm] 0032c15 - [SROA] Optimize reloaded values in allocas that escape into readonly nocapture calls. (#116645)
David Green via llvm-commits
- [llvm] e48916f - [ARM][ConstantIslands] Correct MinNoSplitDisp calculation (#114590)
via llvm-commits
- [llvm] [AArch64][GlobalISel] Scalarize i128 shufflevector instructions. (PR #119980)
David Green via llvm-commits
- [llvm] [LLVM][SLSR] Add a debug counter #119770 (PR #119981)
via llvm-commits
- [llvm] [NVPTX] Pattern match texture/surface intrinsics (NFCI) (PR #119982)
Sergei Barannikov via llvm-commits
- [llvm] 2564f1e - [VPlan] Simplify Not(Not(A)) -> A.
Florian Hahn via llvm-commits
- [llvm] [memprof] Don't use Frame::hash or hashCallStacks in unit test (PR #119984)
Kazu Hirata via llvm-commits
- [llvm] [DAG] SDPatternMatch - add matchers for reassociatable binops (PR #119985)
Ethan Kaji via llvm-commits
- [llvm] [Github] Default to non-root user in linux CI container (PR #119987)
Aiden Grossman via llvm-commits
- [lld] [PAC][lld][AArch64][ELF] Support signed GOT (PR #113815)
Daniil Kovalev via llvm-commits
- [llvm] [Github] Add some additional system packages (PR #119988)
Aiden Grossman via llvm-commits
- [libc] [llvm] libc: Rename ERROR to RPC_ERROR to avoid conflict in windows build (PR #119991)
Jinsong Ji via llvm-commits
- [llvm] [llvm-mc] Add --hex to disassemble hex pairs (PR #119992)
Fangrui Song via llvm-commits
- [llvm] 8b02d80 - [test] Remove redundant -march= in llc -mtriple=
Fangrui Song via llvm-commits
- [llvm] [InstSimplify] Fold `X < Y ? (X + zext(X < Y)) <= Y : false` to `X < Y` (PR #118579)
via llvm-commits
- [lld] [lld] Migrate away from PointerUnion::{is, get} (NFC) (PR #119993)
Kazu Hirata via llvm-commits
- [lld] e04fde1 - [lld] Migrate away from PointerUnion::{is, get} (NFC) (#119993)
via llvm-commits
- [llvm] fe9f2ac - [test] Reorganize some R_X86_64_ tests
Fangrui Song via llvm-commits
- [llvm] [RISCV][ISEL] Lowering to load-acquire/store-release for RISCV Zalasr (PR #82914)
Brendan Sweeney via llvm-commits
- [llvm] 4c8c130 - [AArch64][GlobalISel] Scalarize i128 shufflevector instructions. (#119980)
via llvm-commits
- [lld] [lld] Fix ILP32 ABI checks for bitcode files. (PR #116537)
Brad Smith via llvm-commits
- [lld] 6b493ba - [LLD][COFF] Store reference to SymbolTable instead of COFFLinkerContext in InputFile (NFC) (#119296)
via llvm-commits
- [clang] [compiler-rt] [flang] [libc] [llvm] [polly] [cmake] Drop `AddFileDependencies` and `CMakeParseArguments` (PR #120002)
via llvm-commits
- [llvm] 916bae2 - [VectorCombine] foldShuffleOfBinops - refactor to make it easier to match icmp/fcmp patterns
Simon Pilgrim via llvm-commits
- [llvm] 734a204 - [VPlan] Manage VPWidenIntOrFPInduction debug location via recipe (NFC).
Florian Hahn via llvm-commits
- [llvm] 6c98f70 - [LV] Add test with missing debug location for pointer IV in vector loop.
Florian Hahn via llvm-commits
- [llvm] 2067e60 - [VPlan] Manage VPWidenPointerInduction debug location via recipe.
Florian Hahn via llvm-commits
- [lld] [ELF] Add support for PT_OPENBSD_NOBTCFI (PR #120005)
Brad Smith via llvm-commits
- [compiler-rt] [llvm] [LLVM][compiler-rt] Fix build with LLVM_USE_SANITIZER=Undefined (PR #120006)
Dmitry Chestnykh via llvm-commits
- [llvm] [llvm][Support] Use __NR_gettid on Linux for compat with older glibc (PR #120007)
Brad Smith via llvm-commits
- [llvm] [PAC][CodeGen][ELF][AArch64] Support signed TLSDESC (PR #113813)
Daniil Kovalev via llvm-commits
- [llvm] [InstCombine] Improve select equiv fold for plain condition (PR #83405)
Yingwei Zheng via llvm-commits
- [llvm] [VPlan] Add VPWidenInduction recipe as common base class (NFC). (PR #120008)
Florian Hahn via llvm-commits
- [llvm] [PAC][MC][ELF][AArch64] Support signed TLSDESC (PR #120010)
Daniil Kovalev via llvm-commits
- [llvm] [VPlan] Update final exit value via VPlan. (PR #112147)
Florian Hahn via llvm-commits
- [llvm] [InstCombine] Recursively replace condition with constant in select arms (PR #120011)
Yingwei Zheng via llvm-commits
- [llvm] [Exegesis][RISCV] Add RISCV support for llvm-exegesis (PR #89047)
via llvm-commits
- [llvm] a22578d - ConstraintElim: teach fact-transfer about samesign (#115893)
via llvm-commits
- [lld] 0a9810d - [LLD][COFF] Factor out LinkerDriver::setMachine (NFC) (#119297)
via llvm-commits
- [lld] d3c4857 - [LLD][COFF] Store machine type in SymbolTable (NFC) (#119298)
via llvm-commits
- [lld] a8206e7 - [LLD][COFF] Introduce hybrid symbol table for EC input files on ARM64X (#119294)
via llvm-commits
- [llvm] 171056f - [M68k,MSP430,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] 2208c97 - [Hexagon,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] 5240e0b - [VE,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] 9ef1d37 - [AVR,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] 7284902 - [Sparc,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] f1987c7 - [XCore,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] b279f6b - [NVPTX,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] e64650d - [VPlan] Get types and step from VPWidenPointerInductionRecipe (NFC).
Florian Hahn via llvm-commits
- [llvm] 9afaf9c - [AMDGPU,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] c5037db - [BPF,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [compiler-rt] 1464b8e - Revert "Move interceptors for libresolv functions to MSan (#119071)"
Nico Weber via llvm-commits
- [llvm] 40a4cbb - [MIR, test] Change llc -march=x86-64 to -mtriple=x86_64
Fangrui Song via llvm-commits
- [llvm] e339f0a - [test] Remove redundant -march=x86-64 when target triple is specified in IR
Fangrui Song via llvm-commits
- [llvm] [GISel] Remove unnecessary MachineVerifier checks for G_ABDS/G_ABDU. (PR #120014)
Craig Topper via llvm-commits
- [llvm] [GISel] Improve MachineVerifier for G_SCMP/UCMP. (PR #120017)
Craig Topper via llvm-commits
- [llvm] 6e8718c - [ARC,test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [llvm] 133352f - [test] Remove redundant -march= when target triple is specified in IR
Fangrui Song via llvm-commits
- [llvm] 4304505 - [VPlan] Modernize VPWidenIntOrFpInductionRecipe printing (NFC).
Florian Hahn via llvm-commits
- [llvm] 8d550aa - [test] Replace -march=x86 -mcpu=i386 with -mtriple
Fangrui Song via llvm-commits
- [llvm] [TableGen] Fix minor index bugs in PseudoLoweringEmitter (PR #81605)
Sergei Barannikov via llvm-commits
- [llvm] cd12922 - [test] Change llc -march= to -mtriple=
Fangrui Song via llvm-commits
- [lld] 7168de5 - Revert "[LLD][COFF] Introduce hybrid symbol table for EC input files on ARM64X (#119294)"
Jacek Caban via llvm-commits
- [llvm] 646ad49 - [llvm-jitlink] Avoid some SymbolStringPtr copies.
Lang Hames via llvm-commits
- [llvm] 8daf4f1 - [ORC][ORC-RT] Add ORC-RT based lazy compilation support for x86-64.
Lang Hames via llvm-commits
- [llvm] [TableGen][GISel] Don't use std::optional with pointers (NFC) (PR #120026)
Sergei Barannikov via llvm-commits
- [llvm] ca60ee2 - [GISel] Remove unnecessary MachineVerifier checks for G_ABDS/G_ABDU. (#120014)
via llvm-commits
- [llvm] 73eecb7 - [TableGen][GISel] Don't use std::optional with pointers (NFC) (#120026)
via llvm-commits
- [llvm] bb18e49 - RegAlloc: Use DiagnosticInfo to report register allocation failures (#119492)
via llvm-commits
- [llvm] RegAlloc: Do not fatal error if there are no registers in the alloc order (PR #119640)
Matt Arsenault via llvm-commits
- [llvm] 61f99a1 - RegAlloc: Do not fatal error if there are no registers in the alloc order (#119640)
via llvm-commits
- [llvm] RegAlloc: Fix failure on undef use when all registers are reserved (PR #119647)
Matt Arsenault via llvm-commits
- [llvm] 818bffc - RegAlloc: Fix failure on undef use when all registers are reserved (#119647)
via llvm-commits
- [llvm] [Statepoint] Treat undef operands less specially (PR #119682)
Matt Arsenault via llvm-commits
- [llvm] Port NVPTXTargetLowering::LowerCONCAT_VECTORS to llvm/lib/CodeGen/SelectionDAG (PR #120030)
Ethan Kaji via llvm-commits
- [llvm] [GISel][RISCV] Use isSExtCheaperThanZExt when widening G_ICMP. (PR #120032)
Craig Topper via llvm-commits
- [llvm] 58cd17d - [ORC] Add comments to ResourceManager to clarify locking rules.
Lang Hames via llvm-commits
- [llvm] 4914b18 - [ORC] Fix / add comments for LazyObjectLinkingLayer. NFC.
Lang Hames via llvm-commits
- [llvm] f8ad6e0 - [RISCV][VLOPT] Get MachineInstr from MachineOperand in getOperandInfo. NFC (#119838)
via llvm-commits
- [llvm] 4746395 - [VPlan] Omit zero add in VPWidenIntOrFpInductionRecipe (#119668)
via llvm-commits
- [llvm] 9571d20 - [RISCV] Add tune info for postra scheduling direction (#115864)
via llvm-commits
- [llvm] de1a423 - [GISel][RISCV][AArch64] Support legalizing G_SCMP/G_UCMP to sub(isgt,islt). (#119265)
via llvm-commits
- [compiler-rt] [sanitizer_common] Fix build on ppc64+musl (PR #120036)
via llvm-commits
- [llvm] Revert "Remove unnecessary newline from error message" (PR #120037)
Shao-Ce SUN via llvm-commits
- [llvm] e4fb302 - [LoongArch] Adds support for vectors in OptWInstrs (#118935)
via llvm-commits
- [llvm] [VPlan] Remove overlapping VPInstruction::mayWriteToMemory. NFCI (PR #120039)
Luke Lau via llvm-commits
- [llvm] f420d26 - [ORC] Make ObjectLinkingLayerJITLinkContext a private nested class.
Lang Hames via llvm-commits
- [llvm] 9ba7e2d - [GlobalISel] Use replaceRegOrBuildCopy when legalizer-combining s/zext(undef) (#119850)
via llvm-commits
- [llvm] b446c20 - AMDGPU: Verify function type matches when matching libcalls (#119043)
via llvm-commits
- [clang] [llvm] AMDGPU: Fix libcall recognition of image array types (PR #119832)
Matt Arsenault via llvm-commits
- [llvm] [NFC] [RISCV] Refactor class RISCVExtension (PR #120040)
Shao-Ce SUN via llvm-commits
- [llvm] 1100d6a - AMDGPU: Fix libcall recognition of image array types (#119832)
via llvm-commits
- [llvm] [GISel][RISCV] Use isSExtCheaperThanZExt when widening G_UMAX/G_UMIN. (PR #120041)
Craig Topper via llvm-commits
- [llvm] 6dc24f6 - [GISel] Improve MachineVerifier for G_SCMP/UCMP. (#120017)
via llvm-commits
- [llvm] 8476ba7 - [memprof] YAMLify one test (NFC) (#119955)
via llvm-commits
- [llvm] Consider the aliasing through global variable while checking clobber (PR #120044)
Haopeng Liu via llvm-commits
- [llvm] 1158729 - [GISel][RISCV] Use isSExtCheaperThanZExt when widening G_ICMP. (#120032)
via llvm-commits
- [llvm] 54dac27 - [GISel][RISCV] Use isSExtCheaperThanZExt when widening G_UMAX/G_UMIN. (#120041)
via llvm-commits
- [llvm] RegAllocBase: Avoid using temporary DiagnosticInfo (PR #120046)
Matt Arsenault via llvm-commits
- [llvm] f65a21a - [PAC][ELF][AArch64] Support signed personality function pointer (#119361)
via llvm-commits
- [llvm] [memprof] Use ListSeparator (NFC) (PR #120047)
Kazu Hirata via llvm-commits
- [llvm] a3db591 - RegAllocBase: Avoid using temporary DiagnosticInfo (#120046)
via llvm-commits
Last message date:
Sun Dec 15 23:59:40 PST 2024
Archived on: Sun Dec 15 23:59:44 PST 2024
This archive was generated by
Pipermail 0.09 (Mailman edition).