[llvm] [RISCV] Set RegState for the stack-clash prologue registers (PR #119451)

Raphael Moreira Zinsly via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 10 12:33:37 PST 2024

Previous message: [llvm] [RISCV] Set RegState for the stack-clash prologue registers (PR #119451)
Next message: [llvm] [BOLT][AArch64] Fix strict usage during ADR Relax (PR #71377)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rzinsly wrote:

@topperc Ok, thanks for working on this, I'm closing this PR.

https://github.com/llvm/llvm-project/pull/119451

Previous message: [llvm] [RISCV] Set RegState for the stack-clash prologue registers (PR #119451)
Next message: [llvm] [BOLT][AArch64] Fix strict usage during ADR Relax (PR #71377)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list