[llvm] [AMDGPU] In instruction selector, allow copy from physical reg to s1 (PR #96157)

[Jun Wang via llvm-commits]

================
@@ -139,6 +139,10 @@ bool AMDGPUInstructionSelector::selectCOPY(MachineInstr &I) const {
       return RBI.constrainGenericRegister(DstReg, *RC, *MRI);
     }
 
+    // Allow copy from physical register other than SCC to s1.
+    if (SrcReg.isPhysical() && SrcReg != AMDGPU::SCC)
----------------
jwanggit86 wrote:

Added to the condition a check on type of DsgReg being i1.

https://github.com/llvm/llvm-project/pull/96157