[llvm] [AArch64][SME2] Improve register allocation of multi-vector SME intrinsics (PR #116399)

Kerry McLaughlin via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 11 07:26:32 PST 2024

Previous message: [llvm] ad0fbb0 - [RISCV][VLOPT] Add vl-opt-op-info tests for unit strided and strided stores (#119465)
Next message: [llvm] [AArch64][SME2] Improve register allocation of multi-vector SME intrinsics (PR #116399)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/kmclaughlin-arm edited https://github.com/llvm/llvm-project/pull/116399

Previous message: [llvm] ad0fbb0 - [RISCV][VLOPT] Add vl-opt-op-info tests for unit strided and strided stores (#119465)
Next message: [llvm] [AArch64][SME2] Improve register allocation of multi-vector SME intrinsics (PR #116399)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list