[llvm] [RISCV][VLOPT] Add vector indexed loads and stores to getOperandInfo (PR #119748)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Thu Dec 12 13:09:53 PST 2024
================
@@ -553,6 +583,42 @@ body: |
%y:vr = PseudoVMAND_MM_M1 $noreg, %x, 1, 0
...
---
+name: vluxeiN_v
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: vluxeiN_v
+ ; CHECK: %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
+ ; CHECK-NEXT: %y:vr = PseudoVLUXEI8_V_M1_M1 $noreg, $noreg, %x, 1, 3 /* e8 */, 0 /* tu, mu */
+ ; CHECK-NEXT: %z:vr = PseudoVADD_VV_M1 $noreg, %y, $noreg, 1, 3 /* e8 */, 0 /* tu, mu */
+ %x:vr = PseudoVADD_VV_M1 $noreg, $noreg, $noreg, -1, 3 /* e8 */, 0
+ %y:vr = PseudoVLUXEI8_V_M1_M1 $noreg, $noreg, %x, 1, 3 /* e8 */, 0
----------------
topperc wrote:
Please test the index having a different EMUL and thus a different EEW than the SEW operand.
https://github.com/llvm/llvm-project/pull/119748
More information about the llvm-commits
mailing list