[llvm] [RISCV][VLOPT] Add support for more SEW=EEW EMUL=EEW instructions in vl-opt-op-info.mir (PR #119416)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 10 09:57:53 PST 2024

Previous message: [llvm] [RISCV][VLOPT] Add support for more SEW=EEW EMUL=EEW instructions in vl-opt-op-info.mir (PR #119416)
Next message: [llvm] [RISCV][VLOPT] Add support for more SEW=EEW EMUL=EEW instructions in vl-opt-op-info.mir (PR #119416)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

topperc wrote:

EMUL=EEW in the title doesn't make sense.

https://github.com/llvm/llvm-project/pull/119416

Previous message: [llvm] [RISCV][VLOPT] Add support for more SEW=EEW EMUL=EEW instructions in vl-opt-op-info.mir (PR #119416)
Next message: [llvm] [RISCV][VLOPT] Add support for more SEW=EEW EMUL=EEW instructions in vl-opt-op-info.mir (PR #119416)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list