[llvm] [MachineLICM] Improve register pressure estimation. (PR #118615)

Mikhail Gudim via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 11 01:02:43 PST 2024

Previous message: [llvm] [RISCV] Don't commute with shift if it would break sh{1,2,3}add pattern (PR #119527)
Next message: [llvm] [SLP] Make getSameOpcode support different instructions if they have same semantics. (PR #112181)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

mgudim wrote:

> Thanks, I'm particularly interested in what impact this patch has **independent** of #90819. That is, without letting RA do CSR saves, what is the impact of this patch.

It causes about 1% degradation in dynamic instruction count on lbm. I'm going to investigate

https://github.com/llvm/llvm-project/pull/118615

Previous message: [llvm] [RISCV] Don't commute with shift if it would break sh{1,2,3}add pattern (PR #119527)
Next message: [llvm] [SLP] Make getSameOpcode support different instructions if they have same semantics. (PR #112181)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list