The Week Of Monday 8 December 2025 Archives by thread
Starting: Mon Dec 8 00:00:06 PST 2025
Ending: Sun Dec 14 23:57:59 PST 2025
Messages: 5821
- [llvm] [LV] Add extra check for signed oveflow for SDiv/SRem (PR #170818)
Luke Lau via llvm-commits
- [llvm] [SPIRV] Added Support for the constrained conversion intrinsics (PR #157437)
Subash B via llvm-commits
- [clang] [llvm] [CoroEarly] Infer presplitcoroutine attribute for Switch-Resumed ABI (PR #169866)
Chuanqi Xu via llvm-commits
- [llvm] [GVN] Support rnflow pattern matching and transform (PR #162259)
Nikita Popov via llvm-commits
- [llvm] [llvm-c] Deprecate functions working on the global context (PR #163979)
Nikita Popov via llvm-commits
- [llvm] [LowerMemIntrinsics] Factor control flow generation out of the memcpy lowering (PR #169039)
Fabian Ritter via llvm-commits
- [compiler-rt] [Sanitizer] Bump soft_rss_limit_mb in test (PR #170911)
Petr Hosek via llvm-commits
- [llvm] [AArch64] Turn MaxInterleaveFactor into a subtarget feature (PR #171088)
David Green via llvm-commits
- [llvm] [AMDGPU] Add scheduling DAG mutation for hazard latencies (PR #170075)
Carl Ritson via llvm-commits
- [clang] [llvm] [mlir] [AMDGPU] add clamp immediate operand to WMMA iu8 intrinsic (PR #171069)
Muhammad Abdul via llvm-commits
- [llvm] [AArch64][SVE] Add SubtargetFeature to disable lowering unpredicated loads/stores as… (PR #170256)
Kinoshita Kotaro via llvm-commits
- [llvm] [RISCV] Don't unroll vectorized loops with vector operands (PR #171089)
Pengcheng Wang via llvm-commits
- [llvm] ec78750 - Revert "[AMDGPU] Enable i8 GEP promotion for vector allocas" (#171087)
via llvm-commits
- [llvm] Revert "[AMDGPU] Enable i8 GEP promotion for vector allocas" (PR #171087)
Jan Patrick Lehr via llvm-commits
- [llvm] [RISCV][GISel] Fix legalizer of G_INSERT_SUBVECTOR (PR #171091)
Jianjian Guan via llvm-commits
- [llvm] ec1ea0a - [llvm-c] Deprecate functions working on the global context (#163979)
via llvm-commits
- [llvm] [RISCV][GISel] Support select G_INSERT_SUBVECTOR (PR #171092)
Jianjian Guan via llvm-commits
- [llvm] [AMDGPU][SIInsertWaitcnts] Wait on all LDS DMA operations when no aliasing store is found (PR #170660)
Pierre van Houtryve via llvm-commits
- [llvm] [AArch64] Run optimizeTerminators earlier too. (PR #170907)
David Green via llvm-commits
- [compiler-rt] [fuzzer][test-only] Bump runs for reduce_inputs.test unseeded run (PR #169641)
Mariusz Borsa via llvm-commits
- [llvm] [lli] Honor --jit-linker-kind=rtdyld on platforms that default to jitlink (PR #167860)
Stefan Gränitz via llvm-commits
- [compiler-rt] [compiler-rt][sanitizer] fix i386 build for Haiku (PR #171075)
Joachim Mairböck via llvm-commits
- [compiler-rt] bd1bd17 - [fuzzer][test-only] Bump runs for reduce_inputs.test unseeded run (#169641)
via llvm-commits
- [clang] [llvm] [Clang][LLVM][AArch64] Add support for FCVTXNT, FCVTLT, {B}FCVTNT int… (PR #170356)
via llvm-commits
- [llvm] HexagonGenWideningVecInstr.cpp - fix MSVC "result of 32-bit shift implicitly converted to 64 bits" warning. NFC. (PR #171095)
Simon Pilgrim via llvm-commits
- [libcxx] [llvm] [libc++] Add support for picolibc and newlib in RUNTIMES_USE_LIBC (PR #147956)
Volodymyr Turanskyy via llvm-commits
- [llvm] [IR] Add ImplicitTrunc argument to ConstantInt::get() (PR #170865)
LLVM Continuous Integration via llvm-commits
- [llvm] [RISCV] Remove last use of @llvm.experimental.vp.splat in RISCVCodeGenPrepare. NFCI (PR #170543)
Nathan Corbyn via llvm-commits
- [llvm] [LV] Support argmin/argmax with strict predicates. (PR #170223)
Florian Hahn via llvm-commits
- [llvm] c347b26 - Remove LLVM_ABI from members of RuntimeLibraryAnalysis (NFC) (#170850)
via llvm-commits
- [llvm] Remove LLVM_ABI from members of RuntimeLibraryAnalysis (NFC) (PR #170850)
Stefan Gränitz via llvm-commits
- [llvm] [VPlan] Don't use the legacy cost model for loop conditions (PR #156864)
Florian Hahn via llvm-commits
- [llvm] [LoongArch] Custom lowering for 128-bit vector integer shifts (PR #171097)
via llvm-commits
- [llvm] AMDGPU/GlobalISel: Fix broken exp10 lowering for f16 (PR #170708)
Petar Avramovic via llvm-commits
- [llvm] 448ac1f - AMDGPU/GlobalISel: Fix broken exp10 lowering for f16 (#170708)
via llvm-commits
- [llvm] [SelectionDAG] Fix condition used for unsigned subtraction overflow (PR #170896)
Jay Foad via llvm-commits
- [llvm] [VPlan] Use nuw/nsw when computing {VF, VScale}xUF (PR #170710)
Florian Hahn via llvm-commits
- [llvm] [AMDGPU][NPM] Port AMDGPUArgumentUsageInfo to NPM (PR #170886)
Dark Steve via llvm-commits
- [llvm] [VPlan] Detect and create partial reductions in VPlan. (NFCI) (PR #167851)
Florian Hahn via llvm-commits
- [llvm] [AArch64] Use a load instead of a store for inline stack probes (PR #170855)
Benjamin Lerman via llvm-commits
- [llvm] [X86] LowerAsmOperandForConstraint - ensure we treat L constraint immediates as signed constants (PR #171098)
Simon Pilgrim via llvm-commits
- [llvm] [SelectionDAG] Lowering usub.sat(a, 1) to a - (a != 0) (PR #170076)
Simon Pilgrim via llvm-commits
- [llvm] [VPlan] Use SCEV to prove non-aliasing for stores at different offsets. (PR #170347)
Florian Hahn via llvm-commits
- [llvm] [AArch64][GlobalISel] Fix creation of incorrect COPY gpr32, grp32.sub_32 (PR #171100)
David Green via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Jay Foad via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Jay Foad via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Simon Pilgrim via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Matt Arsenault via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [DAG] SimplifyDemandedBits - ICMP_SLT(X, 0) - only sign mask of X is required (PR #164946)
Anikesh Parashar via llvm-commits
- [llvm] [BOLT][PAC] Warn about synchronous unwind tables (PR #165227)
Peter Waller via llvm-commits
- [llvm] 7a59ab0 - [AMDGPU] Common up some unsafe fexp lowering. NFC. (#170841)
via llvm-commits
- [llvm] [AMDGPU] Common up some unsafe fexp lowering. NFC. (PR #170841)
Jay Foad via llvm-commits
- [llvm] [AMDGPU] Enable reordering of VMEM loads during clustering (PR #107986)
Jay Foad via llvm-commits
- [clang] [lld] [llvm] [RFC] Initial reference pass-plugin in LLVM (PR #171101)
Stefan Gränitz via llvm-commits
- [llvm] [LV] Always include middle block cost in isOutsideLoopWorkProfitable. (PR #171102)
Florian Hahn via llvm-commits
- [clang] [llvm] [MTE] Add an attribute to opt-in memory tagging of global variables while using fsanitize=memtag-globals (#166380) (PR #168535)
Tarcísio Fischer via llvm-commits
- [llvm] [LV] Count cost of middle block if TC <= VF. (PR #168949)
Florian Hahn via llvm-commits
- [compiler-rt] [compiler-rt] [test] refine target_page_size() in lit.common.cfg.py (NFC) (PR #170475)
Mészáros Gergely via llvm-commits
- [llvm] [VPlan] Use BlockFrequencyInfo in getPredBlockCostDivisor (PR #158690)
Luke Lau via llvm-commits
- [llvm] [IR][RISCV] Remove @llvm.experimental.vp.splat (PR #171084)
Luke Lau via llvm-commits
- [llvm] [IR] Split vector.splice into vector.splice.down and vector.splice.up (PR #170796)
Luke Lau via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [LLVM] Add constant folding for llrint, llrintf, llrintl (PR #154799)
via llvm-commits
- [llvm] [BOLT][BTI] Add MCPlusBuilder::insertBTI (PR #167329)
Peter Waller via llvm-commits
- [llvm] 8aa82ef - [AMDGPU][SIInsertWaitcnts] Wait on all LDS DMA operations when no aliasing store is found (#170660)
via llvm-commits
- [llvm] [RISCV64] liveness analysis (PR #167454)
Luke Lau via llvm-commits
- [llvm] [X86] bitcnt-big-integer.ll - add test coverage for AVX512 targets with no VLX support (PR #171104)
Simon Pilgrim via llvm-commits
- [llvm] [SPIRV] Start adding support for `int128` (PR #170798)
Manuel Carrasco via llvm-commits
- [llvm] [IR] Split vector.splice into vector.splice.left and vector.splice.right (PR #170796)
Luke Lau via llvm-commits
- [llvm] 2e238bf - Build win release packages with LLDB_ENABLE_LIBXML2 (#170513)
via llvm-commits
- [llvm] Build win release packages with LLDB_ENABLE_LIBXML2 (PR #170513)
Hans Wennborg via llvm-commits
- [clang] [llvm] [FMV][AArch64] Allow user to override version priority. (PR #150267)
Peter Waller via llvm-commits
- [llvm] Reduced neon non-const strided load cost (PR #169731)
Florian Hahn via llvm-commits
- [clang] [llvm] [Clang][OpenMP] Handle check for non-contiguous mapping in pointer-based array sections (PR #157443)
Amit Tiwari via llvm-commits
- [clang] [llvm] Clang: Add nsz to llvm.minnum and llvm.maxnum emitted from fmin and fmax (PR #113133)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Use nuw when computing {VF,VScale}xUF (PR #170710)
Ramkumar Ramachandra via llvm-commits
- [llvm] [llvm-mca][AArch64] Refactor Neoverse tests to split out common inputs (NFC) (PR #170324)
Nathan Corbyn via llvm-commits
- [llvm] bb926c1 - [X86] bitcnt-big-integer.ll - add test coverage for AVX512 targets with no VLX support (#171104)
via llvm-commits
- [llvm] Refactoring llvm-ir2vec.cpp for better separation of concerns in the Tooling classes (PR #170078)
Nishant Sachdeva via llvm-commits
- [llvm] [AMDGPU][SIInsertWaitCnts] Use RegUnits-based tracking (PR #162077)
Pierre van Houtryve via llvm-commits
- [clang] [llvm] [RISCV][Zicfilp] Enable Zicfilp CFI compiler behaviors by looking at module flags (PR #152121)
Ming-Yi Lai via llvm-commits
- [llvm] [AArch64] Treat NOP as a separate instruction. (PR #170968)
David Green via llvm-commits
- [llvm] [AMDGPU] Add test cases for v_fmac_dx9_zero_f32 aka v_fmac_legacy_f32 (PR #171108)
Jay Foad via llvm-commits
- [llvm] [AArch64] Fold tbl1 intrinsic into dup when broadcasting (PR #170872)
David Green via llvm-commits
- [llvm] [AMDGPU] Add support for GFX12 expert scheduling mode 2 (PR #170319)
Stephen Thomas via llvm-commits
- [clang] [lld] [llvm] [RFC] Initial reference pass-plugin in LLVM (PR #171111)
Stefan Gränitz via llvm-commits
- [llvm] [SPIRV] Fix assertion violation caused by unexpected ConstantExpr. (PR #170524)
Marcos Maronas via llvm-commits
- [flang] [llvm] reference/20251208 (PR #171112)
Muyao Xiao via llvm-commits
- [llvm] [X86] vector-shuffle-combining-avx512f.ll - add tests showing failure to simplify expand/compress nodes (PR #171113)
Simon Pilgrim via llvm-commits
- [llvm] workflows/release-binaries: Use upload-release-artifact action for uploading (PR #170528)
Tom Stellard via llvm-commits
- [llvm] 56beac9 - [SPIRV] Fix assertion violation caused by unexpected ConstantExpr. (#170524)
via llvm-commits
- [llvm] f41edb3 - [AMDGPU] Add test cases for v_fmac_dx9_zero_f32 aka v_fmac_legacy_f32 (#171108)
via llvm-commits
- [llvm] [SDAG] Don't handle non-canonical libcalls in SDAG lowering (PR #171114)
Nikita Popov via llvm-commits
- [llvm] [DAGCombiner] Relax nsz constraint for FP optimizations (PR #165011)
Guy David via llvm-commits
- [llvm] [SelectionDAG] Handle roundeven libcall in visitCall (PR #170690)
Nikita Popov via llvm-commits
- [llvm] [AMDGPU] Do not generate V_FMAC_DX9_ZERO_F32 on GFX12 (PR #171116)
Jay Foad via llvm-commits
- [libcxx] [llvm] [libc++] Implement `std::ranges::chunk_view`. (PR #171109)
via llvm-commits
- [clang] [compiler-rt] [llvm] [LFI] Introduce AArch64 LFI Target (PR #167061)
Peter Smith via llvm-commits
- [llvm] 32ff710 - [AArch64] Lower v8bf16 FMUL to BFMLAL top/bottom with +sve (#169655)
via llvm-commits
- [llvm] [AArch64] Lower v8bf16 FMUL to BFMLAL top/bottom with +sve (PR #169655)
Benjamin Maxwell via llvm-commits
- [clang] [llvm] [llvm] Introduce MoveEntryAllocaInit pass (PR #164882)
Nikita Popov via llvm-commits
- [llvm] 3a6781e - [X86] vector-shuffle-combining-avx512f.ll - add tests showing failure to simplify expand/compress nodes (#171113)
via llvm-commits
- [libcxx] [llvm] [libc++] Implement P2242R1 `std::ranges::chunk_view`. (PR #171109)
via llvm-commits
- [libcxx] [llvm] [libc++] Implement P2242R1: `std::ranges::chunk_view`. (PR #171109)
via llvm-commits
- [llvm] d94958b - [InstCombine] Fold `icmp samesign u{gt/lt} (X +nsw C2), C` -> `icmp s{gt/lt} X, (C - C2)` (#169960)
via llvm-commits
- [llvm] [InstCombine] Fold `icmp samesign u{gt/lt} (X +nsw C2), C` -> `icmp s{gt/lt} X, (C - C2)` (PR #169960)
Nikita Popov via llvm-commits
- [libcxx] [llvm] [libc++][ranges] Implement P2242R1: `std::ranges::chunk_view`. (PR #171109)
via llvm-commits
- [llvm] Update [Github] Update GHA Dependencies (PR #171064)
Mend Renovate via llvm-commits
- [llvm] [AMDGPU][NPM] Enable SIModeRegister and SIInsertHardclauses passes (PR #168831)
Vikram Hegde via llvm-commits
- [llvm] [AArch64] Fix missing register definitions in homogeneous epilog lowering (PR #171118)
Zhaoxuan Jiang via llvm-commits
- [llvm] [X86] Handle X86ISD::EXPAND/COMPRESS nodes as target shuffles (PR #171119)
Simon Pilgrim via llvm-commits
- [lld] Fix lld crash wrt generated thunks growing away from the patched code (PR #170495)
Tarcísio Fischer via llvm-commits
- [libcxx] [llvm] [libc++] Implement P2242R1: `std::views::chunk` (PR #171109)
via llvm-commits
- [llvm] [AArch64] Use sve instructions for fixed-width smulh/umulh. (PR #166168)
David Green via llvm-commits
- [llvm] [LTO][Veclib] Fix vector library handling with LTO (PR #170638)
Usha Gupta via llvm-commits
- [clang] [llvm] [LLVM][AArch64] Add "u" variants of sve.[s,u]hadd intrinsics (PR #170894)
Cullen Rhodes via llvm-commits
- [llvm] [ADT] BitVector: give `subsetOf(RHS)` name to `!test(RHS)` (NFC) (PR #170875)
Anatoly Trosinenko via llvm-commits
- [llvm] [NFC][RISCV] Unify all zvfbfa vl patterns and sd node patterns (PR #171072)
Luke Lau via llvm-commits
- [llvm] Reland: [ORC] Tailor ELF debugger support plugin to load-address patching only (PR #169482)
Stefan Gränitz via llvm-commits
- [llvm] [VPlan] Treat VPVector(End)PointerRecipe as single-scalar, if ops are. (PR #169249)
Alexander Kornienko via llvm-commits
- [clang] [llvm] [InferAddressSpaces] Support address space inference from load values (PR #171019)
via llvm-commits
- [llvm] [llvm-mca][AArch64] Merge Neoverse NEON tests (NFC) (PR #170881)
Cullen Rhodes via llvm-commits
- [clang] [llvm] [LLVM][AArch64] Add "u" variants of sve.[s,u]hsub intrinsics (PR #170894)
Paul Walker via llvm-commits
- [llvm] 07bafab - [AMDGPU] Do not generate V_FMAC_DX9_ZERO_F32 on GFX12 (#171116)
via llvm-commits
- [llvm] [SPIRV] fix `alloca` -> `OpVariable` lowering (PR #164175)
Dmitry Sidorov via llvm-commits
- [llvm] [BOLT][ReorderData] Remove .bss from DefaultSections (PR #171121)
Jinjie Huang via llvm-commits
- [llvm] Fix [PowerPC] llc crashed at -O1/O2/O3: Assertion `isImm() && "Wrong MachineOperand mutator"' failed. (PR #170548)
Hongyu Chen via llvm-commits
- [clang] [llvm] [AArch64] Add support for C1 CPUs (PR #171124)
via llvm-commits
- [llvm] [X86] shift-i512.ll - extend test coverage (PR #171125)
Simon Pilgrim via llvm-commits
- [llvm] [OpenMP][Offload] Continue to update libomptarget debug messages (PR #170425)
Michael Klemm via llvm-commits
- [flang] [llvm] [flang][OpenMP] Store list of expressions in InitializerT (PR #170923)
Krzysztof Parzyszek via llvm-commits
- [llvm] [AArch64] Make the list of LSE supported operations explicit (PR #171126)
David Green via llvm-commits
- [llvm] [DAGCombiner] Don't peek through bitcast when checking isMulAddWithConstProfitable (PR #171056)
Simon Pilgrim via llvm-commits
- [clang] [llvm] [AArch64] Add support for range prefetch intrinsic (PR #170490)
Kerry McLaughlin via llvm-commits
- [compiler-rt] f29f01d - [Sanitizer] Bump soft_rss_limit_mb in test (#170911)
via llvm-commits
- [llvm] [RISCV] Adopt SpacemitX60's scheduling model for `-mtune=generic` (PR #167008)
Luke Lau via llvm-commits
- [llvm] ADT: Complete the at() methods for DenseMap and MapVector (PR #169147)
Oliver Stöneberg via llvm-commits
- [llvm] 11866c4 - [DAGCombiner] Don't peek through bitcast when checking isMulAddWithConstProfitable (#171056)
via llvm-commits
- [llvm] [Mips] Add compact branch patterns for MipsR6 (PR #171131)
via llvm-commits
- [llvm] [AArch64] Fold scalar-to-vector shuffles into DUP/FMOV (PR #166962)
Amina Chabane via llvm-commits
- [llvm] [X86][GlobalISel] Set Dst register correctly when narrowing G_ICMP (PR #169947)
Simon Pilgrim via llvm-commits
- [llvm] [SPIR-V] Legalize vector arithmetic and intrinsics for large vectors (PR #170668)
Nathan Gauër via llvm-commits
- [llvm] bab4d1e - [X86] shift-i512.ll - extend test coverage (#171125)
via llvm-commits
- [llvm] [AMDGPU] Relax restrictions on amdgcn.cs.chain intrinsic (PR #169785)
Diana Picus via llvm-commits
- [clang] [llvm] [Clang] Use DataLayout from TargetParser (PR #171135)
Nikita Popov via llvm-commits
- [llvm] e8219e5 - [VPlan] Use BlockFrequencyInfo in getPredBlockCostDivisor (#158690)
via llvm-commits
- [llvm] Extend macOS version check to cover other Darwin platforms (PR #159155)
via llvm-commits
- [llvm] [AMDGPU] Fix a crash when a bool variable is used in inline asm (PR #171004)
Matt Arsenault via llvm-commits
- [lld] [lld][COFF] Add /linkreprofullpathrsp flag (PR #165449)
David Truby via llvm-commits
- [llvm] [SystemZ] Improve CCMask optimization (PR #171137)
Dominik Steenken via llvm-commits
- [clang] [llvm] [mlir] [openmp] [Clang][OpenMP] Switch to __kmpc_parallel_60 with strict parameter (PR #171082)
Shilei Tian via llvm-commits
- [llvm] [AArch64] Mark Armv8.4-a LDAPUR* instructions as mayLoad (PR #171142)
Cullen Rhodes via llvm-commits
- [clang] [llvm] [Headers][X86] Allow vector bitcast intrinsics to be used in constexpr (PR #167180)
Simon Pilgrim via llvm-commits
- [llvm] RuntimeLibcalls: Add entries for stack probe functions (PR #167453)
Matt Arsenault via llvm-commits
- [llvm] [SLP]Enable float point math ops as copyables elements. (PR #169857)
Simon Pilgrim via llvm-commits
- [llvm] [BOLT][Perf2bolt] Add support to generate pre-parsed perf data (PR #171144)
Ádám Kallai via llvm-commits
- [llvm] [VPlan] Remove ExtractLastLane for plans with scalar VFs. (PR #171145)
Florian Hahn via llvm-commits
- [llvm] [AArch64] Generalize bfdotq_lane patterns to work for f32/i32 duplanes (PR #171146)
Benjamin Maxwell via llvm-commits
- [llvm] [InferAlign] Eliminate `and ptr, -align` pattern (PR #171147)
Nikita Popov via llvm-commits
- [llvm] cc19f42 - [AMDGPU][NPM] Port AMDGPUArgumentUsageInfo to NPM (#170886)
via llvm-commits
- [clang] [llvm] [Offload][Tests] Non-contiguous_update_to_tests (PR #169623)
Shilei Tian via llvm-commits
- [clang] [llvm] [RISCV] Add Propeller support for RISC-V (PR #170992)
via llvm-commits
- [llvm] [AMDGPU] Introduce Next-Use Analysis for SSA-based Register Allocation (PR #156079)
Chris Jackson via llvm-commits
- [llvm] [SLP]Exclude non-profitable subtrees. (PR #162018)
Simon Pilgrim via llvm-commits
- [llvm] DAG: Set MachinePointerInfo for stack when expanding divrem libcall (PR #170537)
Matt Arsenault via llvm-commits
- [llvm] 1ae9575 - [AMDGPU][NFC] Update a comment about FLAT v/s LDSDMA
Sameer Sahasrabuddhe via llvm-commits
- [llvm] 886f54a - DAG: Set MachinePointerInfo for stack when expanding divrem libcall (#170537)
via llvm-commits
- [llvm] [IR] Don't store switch case values as operands (PR #170984)
Alexis Engelke via llvm-commits
- [llvm] 9a5fa30 - [ADT] Add `llvm::reverse_conditionally()` iterator (#171040)
via llvm-commits
- [llvm] [ADT] Add `llvm::reverse_conditionally()` iterator (PR #171040)
Benjamin Maxwell via llvm-commits
- [lld] [LLD] Extend support for RISCV vendor-specific relocations to include dynamic relocations as well. (PR #169274)
Jessica Clarke via llvm-commits
- [clang] [llvm] [clang][DebugInfo] Add virtual call-site target information in DWARF. (PR #167666)
Orlando Cazalet-Hyams via llvm-commits
- [llvm] [llvm] Make use of `llvm::reverse_conditionally()` in a few places (NFCI) (PR #171150)
Benjamin Maxwell via llvm-commits
- [llvm] c5b9010 - [VPlan] Use nuw when computing {VF, VScale}xUF (#170710)
via llvm-commits
- [llvm] ebdb903 - [X86] Handle X86ISD::EXPAND/COMPRESS nodes as target shuffles (#171119)
via llvm-commits
- [llvm] [AMDGPU] Invert scc uses to delete s_cmp_eq* (PR #167382)
Jay Foad via llvm-commits
- [llvm] [llvm-lsp] LSP server for LLVM IR (PR #161969)
via llvm-commits
- [llvm] [Draft] Support save/restore point splitting in shrink-wrap (PR #119359)
Elizaveta Noskova via llvm-commits
- [llvm] [IndVarSimplify] Add rewriting ptr-add phis with offset addressing (PR #171151)
Nashe Mncube via llvm-commits
- [llvm] [DWARFLinkerParallel] Add missing version string in producer (PR #158195)
Jonas Devlieghere via llvm-commits
- [llvm] d1ad085 - Fix [PowerPC] llc crashed at -O1/O2/O3: Assertion `isImm() && "Wrong MachineOperand mutator"' failed. (#170548)
via llvm-commits
- [llvm] a05fc9e - HexagonGenWideningVecInstr.cpp - fix MSVC "result of 32-bit shift implicitly converted to 64 bits" warning. NFC. (#171095)
via llvm-commits
- [llvm] [DebugInfo][NVPTX] Adding support for `inlined_at` debug directive in NVPTX backend (PR #170239)
Jeremy Morse via llvm-commits
- [llvm] [Bolt] Add a new hidden option to perf2bolt for testing purpose (PR #163785)
Ádám Kallai via llvm-commits
- [llvm] [AMDGPU] Limit promoting allocas that have users with dynamic index above a threshold on number of elements (PR #170327)
Kevin Choi via llvm-commits
- [llvm] [VPlan] Directly unroll VectorPointerRecipe (PR #168886)
Ramkumar Ramachandra via llvm-commits
- [compiler-rt] [scudo] Add last release time info to getStats (PR #170902)
Sadaf Ebrahimi via llvm-commits
- [llvm] [LoadStoreVectorizer] Fill gaps in load/store chains to enable vectorization (PR #159388)
Drew Kersnar via llvm-commits
- [llvm] [RISCV] Remove unnecesary override of getVectorTypeBreakdownForCallingConv. NFC (PR #171155)
Craig Topper via llvm-commits
- [llvm] [SystemZ] Support fp16 vector ABI and basic codegen. (PR #171066)
Jonas Paulsson via llvm-commits
- [clang] [llvm] [clang][Hexagon] Add Picolibc as part of triple (PR #169613)
Peter Smith via llvm-commits
- [clang] [compiler-rt] [llvm] [TySan] User-friendly (C style) pointer type names for error reports (PR #166381)
Benjamin Stott via llvm-commits
- [llvm] [SystemZ] Add a SystemZ specific pre-RA scheduling strategy. (PR #135076)
Jonas Paulsson via llvm-commits
- [llvm] [SelectionDAGBuilder] Remove the added base offset in LowerFormalArguments(). (PR #170732)
Jonas Paulsson via llvm-commits
- [compiler-rt] [compiler-rt] Add baremetal version of profile library. (PR #167998)
Petr Hosek via llvm-commits
- [clang] [llvm] [Flang][OpenMP] Fix OpenMP static scheduling when trip count is zero (PR #170863)
Tom Eccles via llvm-commits
- [llvm] [libcxx][Github] Bump Runners to Next Group (PR #168122)
Louis Dionne via llvm-commits
- [llvm] [AMDGPU] Add argument range annotations to intrinsics where applicable (PR #170958)
Krzysztof Drewniak via llvm-commits
- [llvm] cmse: emit `__acle_se_` symbol for aliases to entry functions (PR #162109)
David Green via llvm-commits
- [llvm] fdd0d53 - cmse: emit `__acle_se_` symbol for aliases to entry functions (#162109)
via llvm-commits
- [llvm] [RegAlloc][AArch64] Add test case for terminal rule. NFC (PR #170035)
David Green via llvm-commits
- [llvm] 8c8074f - [Flang][OpenMP] Fix OpenMP static scheduling when trip count is zero (#170863)
via llvm-commits
- [clang] [llvm] [CIR][X86] Implement lowering for sqrt builtins (PR #169310)
Andy Kaylor via llvm-commits
- [llvm] Scalarizer : Fix vector shuffle issue when can't aligned to customized minBits. (PR #163912)
Nicolai Hähnle via llvm-commits
- [llvm] [bazel] Port 2a5420ea5184a334c2af9f2f9f43de4dfc6b76d3 (PR #171161)
Aiden Grossman via llvm-commits
- [llvm] VectorCombine: Fold chains of shuffles fed by length-changing shuffles (PR #168819)
Gang Chen via llvm-commits
- [compiler-rt] [llvm] [compiler-rt] Add check-builtins target for LLVM_ENABLE_RUNTIMES builds (PR #166837)
Andrew Haberlandt via llvm-commits
- [llvm] 039c834 - [scavenger] Remove unused iterator. NFC
Michael Liao via llvm-commits
- [llvm] [NFC] Run UTC --check-globals on LowerTypeTests/import.ll (PR #170755)
Aiden Grossman via llvm-commits
- [llvm] 0e92beb - [Clang][OpenMP] Switch to __kmpc_parallel_60 with strict parameter (#171082)
via llvm-commits
- [llvm] Make legacy FPPassManager more inheritable (PR #169475)
Gang Chen via llvm-commits
- [llvm] [AArch64][SVE] Rework VECTOR_COMPRESS lowering (PR #171162)
Benjamin Maxwell via llvm-commits
- [llvm] f8d0c35 - [SLP]Prefer instructions, ued outside the block, as the initial main copyable instructions
Alexey Bataev via llvm-commits
- [lld] [llvm] [AArch64][llvm-objdump] Fix arm64_32 symbolization (PR49944) (PR #171164)
Ryan Mansfield via llvm-commits
- [llvm] [TableGen] Add GenericEnumClass that generates scoped enums (PR #170903)
Mirko Brkušanin via llvm-commits
- [llvm] [RISCV] Combine (addi (addi)) and add post riscv-opt-w-instrs machine-combiner (PR #171165)
Piotr Fusik via llvm-commits
- [compiler-rt] [sanitizer_common] [Darwin] OS/feature detection should use the run-wrapper (PR #171167)
Andrew Haberlandt via llvm-commits
- [llvm] [CAS] Fix deprecation warning in `getBootTime` (PR #171168)
Steven Wu via llvm-commits
- [llvm] [SYCL] Add platform enumeration and info query using liboffload (PR #166927)
Kseniya Tikhomirova via llvm-commits
- [llvm] AMDGPU: Avoid crashing on statepoint-like pseudoinstructions (PR #170657)
Matt Arsenault via llvm-commits
- [llvm] [WebAssembly] Remove FAKE_USEs before ExplicitLocals (PR #160768)
Derek Schuff via llvm-commits
- [llvm] 3e008cb - Scalarizer : Fix vector shuffle issue when can't aligned to customized minBits. (#163912)
via llvm-commits
- [llvm] [DebugInfo][test] Fix llvm/test/ThinLTO/X86/pr35472.ll (NFC) (PR #170952)
Orlando Cazalet-Hyams via llvm-commits
- [llvm] [AMDGPU] Remove unused TableGen generated enum (PR #171170)
Mirko Brkušanin via llvm-commits
- [llvm] [AMDGPU][UnifyLoopExits] Fix duplicate successor handling (PR #170759)
Hongyu Chen via llvm-commits
- [llvm] [Codegen][NewPM] Explicitly Nest Passes in CodegenPassBuilder (PR #169867)
Arthur Eubanks via llvm-commits
- [llvm] [DirectX] Add lowering support for `llvm.fsh[l|r].*` (PR #170570)
Finn Plummer via llvm-commits
- [llvm] llvm: Export EliminateNewDuplicatePHINodes (PR #169564)
Fabrice de Gans via llvm-commits
- [clang] [compiler-rt] [llvm] [X86] Sync multiversion cpu subtypes and vednors with libgcc and refactor internal cpu type tables (PR #171172)
Mikołaj Piróg via llvm-commits
- [llvm] [openmp] [offload][openmp] - Remove standalone build in favor of 'runtimes' (PR #170693)
Kevin Sala Penades via llvm-commits
- [lld] [NFC][ELF] Use InputSectionBase::addReloc in addRelativeReloc (PR #171176)
Jessica Clarke via llvm-commits
- [llvm] [mlir] [mlir] Add symbol user attribute interface. (PR #153206)
Jacques Pienaar via llvm-commits
- [llvm] [DebugInfo][DWARF] Allow memory locations in DW_AT_call_target expressions (PR #171183)
Orlando Cazalet-Hyams via llvm-commits
- [llvm] [GOFF] Emit symbols for functions. (PR #144437)
Ulrich Weigand via llvm-commits
- [llvm] c9a3ab2 - [AMDGPU][UnifyLoopExits] Fix duplicate successor handling (#170759)
via llvm-commits
- [clang] [llvm] [OpenMP][clang] Register Vtables on device for indirect calls (PR #159856)
via llvm-commits
- [compiler-rt] [XRay] Run tests inside bootstrapping build (PR #168378)
antoine moynault via llvm-commits
- [llvm] [SelectionDAG] Salvage debuginfo when combining load and sext instrs. (PR #169779)
Orlando Cazalet-Hyams via llvm-commits
- [llvm] 83fd2c9 - [dsymutil] Remove spurious exit when falling back to fat64 header (#171189)
via llvm-commits
- [llvm] [dsymutil] Remove spurious exit when falling back to fat64 header (PR #171189)
Jonas Devlieghere via llvm-commits
- [llvm] e3905a4 - [MemProf] Merge all callee guids for indirect call VP metadata (#170964)
via llvm-commits
- [llvm] [MemProf] Merge all callee guids for indirect call VP metadata (PR #170964)
Teresa Johnson via llvm-commits
- [llvm] [PowerPC] Use the same lowering rule for vector rounding instructions (PR #166307)
Lei Huang via llvm-commits
- [clang] [llvm] [SROA] Refactor rewritePartition alloca type selection process (PR #167771)
Yonah Goldberg via llvm-commits
- [llvm] [LoadStoreVectorizer] Allow redundant stores (PR #169946)
Gang Chen via llvm-commits
- [llvm] [LoadStoreVectorizer] Allow vectorization of partially overlapped vector-stores (PR #169946)
Gang Chen via llvm-commits
- [llvm] [RISCV] Generate Xqcilsm LWMI/SWMI load/store multiple instructions (PR #171079)
Craig Topper via llvm-commits
- [llvm] [WebAssembly] Implement addrspacecast to funcref (PR #166820)
Demetrius Kanios via llvm-commits
- [llvm] [AMDGPU] Add scheduling stage to rewrite MFMA from VGPR to AGPR (PR #170335)
Tony Linthicum via llvm-commits
- [llvm] [LLVM][IR] Add support for address space names in DataLayout (PR #170559)
Rahul Joshi via llvm-commits
- [llvm] AMDGPU: Precommit a test (PR #171208)
Nicolai Hähnle via llvm-commits
- [llvm] [NVPTX] Fix ptxas requirements (PR #171219)
Aiden Grossman via llvm-commits
- [llvm] 786498b - AMDGPU: Fix truncstore from v6f32 to v6f16 (#171212)
via llvm-commits
- [llvm] AMDGPU: Fix truncstore from v6f32 to v6f16 (PR #171212)
Matt Arsenault via llvm-commits
- [llvm] Non-functional changes found static analyer (PR #171197)
Matt Arsenault via llvm-commits
- [llvm] [GlobalOpt] Preserve Address Space when recreating GV (PR #171211)
Evgenii Podkorytov via llvm-commits
- [llvm] [NVPTX] Fix lit test issue from used_bytes_mask (PR #171220)
Artem Belevich via llvm-commits
- [clang] [llvm] RFC: Implementing new mechanism for hard register operands to inline asm as a constraint. (PR #85846)
Tony Tao via llvm-commits
- [llvm] Metrics Pass - Counts different types of instructions in IR (PR #171194)
Arthur Eubanks via llvm-commits
- [llvm] [RISCV] Add VMNoV0 register class with only the VMaskVTs. (PR #171231)
Craig Topper via llvm-commits
- [llvm] [libc][CI] update macOS version in workflow configuration (PR #171228)
Schrodinger ZHU Yifan via llvm-commits
- [clang] [llvm] [clang] Add hasAdjSubstatements matcher (PR #169965)
Denis Mikhailov via llvm-commits
- [clang] [compiler-rt] [flang] [libc] [libcxx] [lldb] [llvm] [mlir] [openmp] [libc++] Implement P2242R1: `std::views::chunk` (PR #171109)
via llvm-commits
- [llvm] [llvm][Support] Add YAMLGenerateSchema for producing YAML schemas (PR #133284)
Timur Golubovich via llvm-commits
- [libcxx] [llvm] [libc++] Implement P2242R1 `std::views::chunk` (PR #171232)
via llvm-commits
- [llvm] c05ba63 - [PowerPC] Use the same lowering rule for vector rounding instructions (#166307)
via llvm-commits
- [lld] [llvm] [DRAFT] "Builtins world" for LTO (PR #164916)
Daniel Thornburgh via llvm-commits
- [lld] [llvm] [LTO][LLD] Prevent invalid LTO libfunc transforms (PR #164916)
Daniel Thornburgh via llvm-commits
- [clang] [clang-tools-extra] [llvm] [Support][JSON] Use `std::map` for object storage (PR #171230)
Zixu Wang via llvm-commits
- [llvm] [BOLT] Add validation for direct call/branch targets, bypassing invalid functions (PR #165406)
Maksim Panchenko via llvm-commits
- [llvm] [RISCV] Disable splitValueIntoRegisterParts/joinRegisterPartsIntoValue for scalable vectors with same element count. (PR #171243)
Craig Topper via llvm-commits
- [llvm] [RFC][SPIR-V] Add intrinsics to convert to/from ap.float (PR #164252)
Dmitry Sidorov via llvm-commits
- [clang] [llvm] [Offloading] Extend OffloadBinary format to support multiple metadata entries (PR #169425)
Yury Plyakhin via llvm-commits
- [libcxx] [llvm] [libc++] Implement P2442R1 `std::views::chunk` (PR #171234)
via llvm-commits
- [llvm] SelectionDAG: Improve expandFMINIMUM_FMAXIMUM (PR #137367)
YunQiang Su via llvm-commits
- [llvm] [AArch64] (X)PAC/AUT/RET do not have side effects (PR #171245)
Harald van Dijk via llvm-commits
- [llvm] [LLVM/CodeGen] Use the correct address space when building structor tables. (PR #171247)
Owen Anderson via llvm-commits
- [llvm] Add CMake configure preset building blocks (PR #170019)
Richard Thomson via llvm-commits
- [llvm] [CodeGen][NPM] Fix analysis preservation in UnreachableBlockElim and CodeGenPrepare (PR #171249)
Teja Alaghari via llvm-commits
- [llvm] [llc] Return error code instead of calling exit() in NPM driver (PR #171250)
Teja Alaghari via llvm-commits
- [llvm] 893479a - [RISCV] Precommit test for unrolling loops with vector operands
Pengcheng Wang via llvm-commits
- [llvm] [DAG] SDPatternMatch - Fix m_Reassociatable mismatching (PR #170061)
Artur Bermond Torres via llvm-commits
- [clang] [llvm] [x86][AVX-VNNI] Fix VPDPWXXD Argument Types (PR #169456)
via llvm-commits
- [llvm] [SPIRV] Addition of extension SPV_KHR_non_semantic_info and SPV_KHR_relaxed_extended_instruction (PR #169643)
Aadesh Premkumar via llvm-commits
- [llvm] Fix test outputting to test dir (PR #171255)
Mircea Trofin via llvm-commits
- [llvm] ce76c39 - Fix test outputting to test dir (#171255)
via llvm-commits
- [llvm] Remove cleanup of incorrect output in test dir (PR #171256)
Mircea Trofin via llvm-commits
- [llvm] [LTT] Bias branch weights as "expected" when lowering type tests with conditional (PR #170752)
Mircea Trofin via llvm-commits
- [llvm] [CodeGen][NPM] Avoid MachineModuleInfo in MachineModuleSlotTracker (PR #171257)
Teja Alaghari via llvm-commits
- [llvm] 93c7ad1 - [LTT] Bias branch weights as "expected" when lowering type tests with conditional (#170752)
via llvm-commits
- [llvm] [MCAsmStreamer] Print register names in --show-inst mode (PR #171252)
Sam Elliott via llvm-commits
- [clang] [llvm] [X86] EmitX86BuiltinExpr - attempt to convert SSE41/AVX1 roundps/d/ss/sd builtins to regular rounding modes (PR #171227)
Timm Baeder via llvm-commits
- [compiler-rt] Make mmap-munmap interceptor fail earlier (PR #169775)
Honey Goyal via llvm-commits
- [llvm] 9baf76a - [MCAsmStreamer] Print register names in --show-inst mode
via llvm-commits
- [llvm] [TableGen] Slightly improve error location for a fatal error (PR #170790)
Alexander Richardson via llvm-commits
- [llvm] 5079260 - [TableGen] Slightly improve error location for a fatal error
via llvm-commits
- [llvm] Introduction of typified section in ExtBinary format (PR #166553)
Sergey Shcherbinin via llvm-commits
- [llvm] [TableGen] Handle RegClassByHwMode in AsmWriter (PR #171264)
Alexander Richardson via llvm-commits
- [llvm] 86c5539 - [IR][RISCV] Remove @llvm.experimental.vp.splat (#171084)
via llvm-commits
- [llvm] [X86][GISEL] - Legalize G_FPTOUI & G_UITOFP for X87 (PR #155562)
via llvm-commits
- [llvm] [MC] Reorder TARGETInstrTable to shrink MCInstrDesc::ImplicitOffset (PR #171199)
Carl Ritson via llvm-commits
- [llvm] [AMDGPU] Eliminate unnecessary packing in wider f16 vectors for sdwa/opsel-able instruction (PR #137137)
Vikash Gupta via llvm-commits
- [llvm] [SDAG] More accurate approximation in DemandedBits (PR #171266)
via llvm-commits
- [llvm] [AMDGPU] Add register pressure guard on LLVM-IR level to prevent harmful optimizations (PR #171267)
via llvm-commits
- [clang] [compiler-rt] [UBSAN] add null and alignment checks for aggregates (PR #164548)
VASU SHARMA via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Tony Varghese via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Tony Varghese via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Tony Varghese via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Tony Varghese via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Tony Varghese via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Tony Varghese via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Tony Varghese via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Lei Huang via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [clang] [llvm] [PowerPC] Add Support for BCDSHIFT, BCDSHIFTR, BCDTRUNC, BCDUTRUNC, and BCDUSHIFT instruction support (PR #154715)
Aditi Medhane via llvm-commits
- [llvm] [NFC][TTI] Introduce getInstructionUniformity API for uniformity analysis (PR #168903)
Pankaj Dwivedi via llvm-commits
- [llvm] Min and Max are associative (PR #171268)
via llvm-commits
- [llvm] d46d99c - [InferAlign] Eliminate `and ptr, -align` pattern (#171147)
via llvm-commits
- [llvm] d040667 - Add CMake configure preset building blocks (#170019)
via llvm-commits
- [llvm] d5b3ba6 - [SDAG] Don't handle non-canonical libcalls in SDAG lowering (#171114)
via llvm-commits
- [llvm] [AMDGPU] In promote-alloca, if index is dynamic, sandwich load with bitcasts to reduce number of extractelements as they have large expansion in the backend. (PR #171253)
via llvm-commits
- [llvm] [AMDGPU] In promote-alloca, if index is dynamic, sandwich load with bitcasts to reduce number of extractelements as they have large expansion in the backend. (PR #171253)
Kevin Choi via llvm-commits
- [llvm] [AMDGPU] In promote-alloca, if index is dynamic, sandwich load with bitcasts to reduce number of extractelements as they have large expansion in the backend. (PR #171253)
via llvm-commits
- [llvm] [AMDGPU] In promote-alloca, if index is dynamic, sandwich load with bitcasts to reduce number of extractelements as they have large expansion in the backend. (PR #171253)
Nicolai Hähnle via llvm-commits
- [llvm] [AMDGPU] In promote-alloca, if index is dynamic, sandwich load with bitcasts to reduce number of extractelements as they have large expansion in the backend. (PR #171253)
Nicolai Hähnle via llvm-commits
- [llvm] [AMDGPU] In promote-alloca, if index is dynamic, sandwich load with bitcasts to reduce number of extractelements as they have large expansion in the backend. (PR #171253)
Nicolai Hähnle via llvm-commits
- [llvm] f1f3160 - [RegAlloc][AArch64] Add test case for terminal rule. NFC (#170035)
via llvm-commits
- [llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)
Craig Topper via llvm-commits
- [llvm] [BOLT] Add validation for direct call/branch targets (PR #165406)
Jinjie Huang via llvm-commits
- [llvm] Fixes non-functional changes found static analyer (PR #171197)
via llvm-commits
- [llvm] [MsgPack] Use JSON schema boolean resolution rules (PR #170561)
Carl Ritson via llvm-commits
- [llvm] [LoopVectorize][LAA] Hoist load in memory IV to allow vectorization (PR #168312)
Florian Hahn via llvm-commits
- [llvm] [LV][NFC] Use foldTailWithEVL() (PR #171282)
Florian Hahn via llvm-commits
- [llvm] [SDAG] Remove most non-canonical libcall handing (PR #171288)
Nikita Popov via llvm-commits
- [lld] [RISCV][LLD] Zcmt RISC-V extension in lld (PR #163142)
Fangrui Song via llvm-commits
- [llvm] 13012fe - [Mips] Support "$sp" named register (#136821)
via llvm-commits
- [llvm] [Mips] Support "$sp" named register (PR #136821)
YunQiang Su via llvm-commits
- [compiler-rt] Make interceptors fail earlier (PR #171295)
Honey Goyal via llvm-commits
- [llvm] [LV] Use branch_weights metadata in getPredBlockCostDivisor test. NFC (PR #171299)
Luke Lau via llvm-commits
- [llvm] [AArch64] recognise trn1/trn2 with flipped operands (PR #169858)
David Green via llvm-commits
- [clang] [llvm] [clang][NVPTX] Add missing half-precision add/mul/fma intrinsics (PR #170079)
Srinivasa Ravi via llvm-commits
- [llvm] [llvm-objcopy] Allow -p on COFF targets (PR #171237)
Martin Storsjö via llvm-commits
- [llvm] 1ef0a56 - [LV][NFC] Use foldTailWithEVL() (#171282)
via llvm-commits
- [llvm] 9f7fff1 - Revert "[Mips] Support "$sp" named register (#136821)"
YunQiang Su via llvm-commits
- [llvm] [CoroSplit] AllocaUseVisitor visits insertvalue/insertelement (PR #156788)
Hans Wennborg via llvm-commits
- [llvm] [InstCombine] Preload DomConditionCache to reach fixed point when sinking (PR #170835)
Dominik Montada via llvm-commits
- [llvm] ca927e5 - [AArch64] Run optimizeTerminators earlier too. (#170907)
via llvm-commits
- [llvm] [BOLT] Fix typo in adrp/add sequence (PR #171315)
Paul Osmialowski via llvm-commits
- [llvm] [InstCombine] Fold chained GEP with constant base into single GEP (PR #170439)
Jianjian Guan via llvm-commits
- [llvm] c15a3dd - [SystemZ] Generate test checks (NFC)
Nikita Popov via llvm-commits
- [llvm] [AArch64][SVE] Select non-temporal instructions for loads/stores with the nontemporal flag (PR #171261)
Ricardo Jesus via llvm-commits
- [llvm] [Doc][AMDGPU] Add barrier execution & memory model (PR #170447)
Pierre van Houtryve via llvm-commits
- [clang] [llvm] [AArch64] Define apple-m5/a19 CPUs. (PR #171187)
Florian Hahn via llvm-commits
- [llvm] [AArch64][GlobalISel] Added support for neon left shift intrinsics on single-element vector types (PR #170827)
Joshua Rodriguez via llvm-commits
- [llvm] 29611f4 - [DAGCombiner] Relax nsz constraint for FP optimizations (#165011)
via llvm-commits
- [clang] [llvm] [PowerPC][AIX] Specify correct ABI alignment for double (PR #144673)
Nikita Popov via llvm-commits
- [clang] [compiler-rt] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)
Wael Yehia via llvm-commits
- [llvm] [SPIRV] Promote scalar arguments to vector for `OpExtInst` in `generateExtInst` instead of `SPIRVRegularizer` (PR #170155)
Marcos Maronas via llvm-commits
- [llvm] ca12d1d - [SystemZ] Improve CCMask optimization (#171137)
via llvm-commits
- [llvm] [VPlan] Combine LiveIns fields into MapVector (NFC) (PR #170220)
Ramkumar Ramachandra via llvm-commits
- [llvm] [VPlan] Consolidate (ActiveLaneMask|Widen)PHI recipes (NFC) (PR #169481)
Ramkumar Ramachandra via llvm-commits
- [llvm] [VPlan] Hoist loads with invariant addresses using noalias metadata. (PR #166247)
Mikael Holmen via llvm-commits
- [llvm] Add more missing `LLVM_ABI` annotations (PR #168765)
Fabrice de Gans via llvm-commits
- [llvm] llvm: Export IndexedCodeGenDataLazyLoading (PR #169563)
Fabrice de Gans via llvm-commits
- [llvm] [ConstantFolding] Support ptrtoaddr in ConstantFoldCompareInstOperands (PR #162653)
Nikita Popov via llvm-commits
- [llvm] 2c3ca10 - [gn build] Port ff59ecd8856f
LLVM GN Syncbot via llvm-commits
- [clang] [llvm] [sancov] Add -diff option to compute set difference of sancov files (PR #171191)
Manuel Carrasco via llvm-commits
- [llvm] [VPlan] Strip TODO to consolidate (ActiveLaneMask|Widen)PHI (PR #171392)
Ramkumar Ramachandra via llvm-commits
- [llvm] [BOLT] Fix pacret-synchronous-unwind.cpp test (PR #171395)
Gergely Bálint via llvm-commits
- [llvm] [AMDGPU] Propagate alias information in AMDGPULowerKernelArguments. (PR #161375)
Leon Clark via llvm-commits
- [clang] [llvm] [Clang][LLVM][AArch64]Add support for svrint{32|64}{z|x} intrinsics (PR #169661)
Jonathan Thackray via llvm-commits
- [llvm] 86755dd - [llvm] Use ConstantInt::getAllOnesValue()
Nikita Popov via llvm-commits
- [compiler-rt] [sanitizer_common] [Darwin] Replace pty with pipe on posix_spawn path for spawning symbolizer (PR #170809)
Mariusz Borsa via llvm-commits
- [llvm] [WebAssembly] Optimizes [zext](and 63|32) for shl, srl and sra with selectShiftMask (PR #170572)
Jasmine Tang via llvm-commits
- [compiler-rt] [llvm] [JITLink] Add orc-runtime support for SystemZ (PR #171062)
Ulrich Weigand via llvm-commits
- [compiler-rt] e60a332 - [JITLink] Add orc-runtime support for SystemZ (#171062)
via llvm-commits
- [llvm] 9bfb3be - [AArch64][GlobalISel] Added support for neon left shift intrinsics on single-element vector types (#170827)
via llvm-commits
- [llvm] [AArch64][GlobalISel] Added support for neon right shifts (PR #170832)
Joshua Rodriguez via llvm-commits
- [clang] [llvm] [ARM] Introduce intrinsics for MVE fp-converts under strict-fp. (PR #170686)
Nashe Mncube via llvm-commits
- [llvm] [llvm-objdump] Support --mcpu=help/--mattr=help without -d (PR #165661)
James Henderson via llvm-commits
- [clang] [llvm] [sancov] Add -diff and -union option to compute set difference and union of sancov files (PR #171191)
Manuel Carrasco via llvm-commits
- [clang] [llvm] [sancov] Add -diff and -union options to compute set difference and union of sancov files (PR #171191)
Manuel Carrasco via llvm-commits
- [llvm] [LV] Vectorize conditional scalar assignments (PR #158088)
Graham Hunter via llvm-commits
- [clang] [llvm] [ARM] Introduce intrinsics for MVE vcmp under strict-fp. (PR #169798)
Nashe Mncube via llvm-commits
- [llvm] [Dexter] Adjust launch sequencing to align closer with DAP spec (PR #170523)
Stephen Tozer via llvm-commits
- [clang] [flang] [llvm] [openmp] [Flang] Move builtin .mod generation into runtimes (Reapply #137828) (PR #169638)
Michael Kruse via llvm-commits
- [llvm] Reland [VPlan] Consolidate logic for narrowToSingleScalars (PR #171426)
Ramkumar Ramachandra via llvm-commits
- [llvm] [DAGCombiner] Extend fp->int->fp optimizations to include clamping (PR #164502)
Guy David via llvm-commits
- [llvm] 0768068 - [VPlan] Remove ExtractLastLane for plans with scalar VFs. (#171145)
via llvm-commits
- [llvm] [X86] Check if signed value is too large for fixup under some conditions (PR #150976)
via llvm-commits
- [llvm] [llvm-profgen][SPGO] Support profiles with multiple concurrent processes (PR #169353)
via llvm-commits
- [llvm] WIP: future work for shufflevector (PR #171428)
via llvm-commits
- [llvm] Add LoopVectorizer support for `llvm.vector.partial.reduce.fadd` (PR #163975)
Damian Heaton via llvm-commits
- [llvm] [AArch64][ARM] Optimize more `tbl`/`tbx` calls into `shufflevector` (PR #169748)
Valeriy Savchenko via llvm-commits
- [llvm] [AArch64] Eliminate redundant setcc on vector comparison results (PR #171431)
Valeriy Savchenko via llvm-commits
- [llvm] 95bd878 - [llvm-mca][AArch64] Merge Neoverse NEON tests (NFC) (#170881)
via llvm-commits
- [llvm] [LV] Convert gather loads with invariant stride into strided loads (PR #147297)
Mel Chen via llvm-commits
- [llvm] bf93440 - [AMDGPU][SIInsertWaitCnts] Use RegUnits-based tracking (#162077)
via llvm-commits
- [llvm] [ARM] computeKnownBitsForTargetNode for VMOVIMM/VMVNIMM Fixes #149276 (PR #171434)
Medha Tiwari via llvm-commits
- [llvm] 1cbed4f - [NFC][AMDGPU] Remove unused TableGen generated enum (#171170)
via llvm-commits
- [llvm] [InstCombine] Merge foldFreezeIntoRecurrence into pushFreezeToPreventPoisonFromPropagating (PR #171435)
Cullen Rhodes via llvm-commits
- [llvm] [AArch64]Enable aggressive interleaving for A320 (PR #169825)
Nashe Mncube via llvm-commits
- [llvm] [CI] Tweak wording for builds with passing tests and build errors (PR #171436)
David Spickett via llvm-commits
- [llvm] [AMDGPU] Add wave reduce intrinsics for double types - 1 (PR #170811)
via llvm-commits
- [llvm] [X86] fix typo: `MCVTTP2SIS` -> `MCVTTP2UIS` (PR #171229)
Phoebe Wang via llvm-commits
- [llvm] 1b82c16 - [FMV][AArch64] Allow user to override version priority. (#150267)
via llvm-commits
- [llvm] [AArch64]SIMD fpcvt codegen for rounding nodes (PR #165546)
via llvm-commits
- [llvm] 2766002 - [AArch64]SIMD fpcvt codegen for rounding nodes (#165546)
via llvm-commits
- [clang] [llvm] [AArch64] Add intrinsics for 9.6 crypto instructions (PR #165545)
via llvm-commits
- [llvm] 4572f4f - Revert "[AMDGPU][SIInsertWaitCnts] Use RegUnits-based tracking (#162077)"
via llvm-commits
- [llvm] f90fe01 - [OpenMP] Fix -Wparentheses warning [NFC]
Mikael Holmen via llvm-commits
- [llvm] d478baa - Add more missing `LLVM_ABI` annotations (#168765)
via llvm-commits
- [llvm] [DA] runtime predicates for delinearization bounds checks (PR #170713)
Sebastian Pop via llvm-commits
- [llvm] [AArch64][GlobalISel] SIMD fpcvt codegen for rounding nodes (PR #171446)
via llvm-commits
- [llvm] fe68fb6 - [AArch64] Make the list of LSE supported operations explicit (#171126)
via llvm-commits
- [llvm] [RISCV][WIP] Let RA do the CSR saves. (PR #90819)
Mikhail Gudim via llvm-commits
- [llvm] [GlobalOpt]: Removes metadata when referenced global variable is deleted (PR #169221)
Nikita Popov via llvm-commits
- [llvm] [WebAssembly] Fold constant `i8x16.swizzle` and `i8x16.relaxed.swizzle` to `shufflevector` (PR #169110)
via llvm-commits
- [llvm] 2f502f3 - [Hexagon] Remove unnecessarily complicated helpers (NFC)
Nikita Popov via llvm-commits
- [clang] [llvm] Revert "CodeGen: Add LibcallLoweringInfo analysis pass (#168622)" (PR #171452)
Alexey Bataev via llvm-commits
- [clang] [llvm] CodeGen: Add LibcallLoweringInfo analysis pass (PR #168622)
Alexey Bataev via llvm-commits
- [llvm] [LangRef] Clarify semantics of undef in shufflevector masks (PR #171453)
via llvm-commits
- [llvm] bf41fd7 - [Hexagon] Avoid unnecessary by reference passing (NFC)
Nikita Popov via llvm-commits
- [llvm] a6fa720 - [Hexagon] Simplify creation of splat value (NFC)
Nikita Popov via llvm-commits
- [llvm] [AArch64] Optimize more floating-point round+convert combinations into fcvt instructions (PR #170018)
via llvm-commits
- [llvm] [DAG] Recognise AVGFLOOR (((A >> 1) + (B >> 1)) + (A & B & 1)) patterns (PR #169644)
Simon Pilgrim via llvm-commits
- [llvm] 45267ec - [X86] Use getSigned() for segment offset
Nikita Popov via llvm-commits
- [llvm] bd8c063 - [SjLjEHPrepare] Use getSigned() for call site number
Nikita Popov via llvm-commits
- [llvm] 53ce850 - [Bitcode] Use ConstantInt::getSigned()
Nikita Popov via llvm-commits
- [llvm] db59def - [ThumbRegisterInfo] Use getSigned() for constant pool loads
Nikita Popov via llvm-commits
- [llvm] [Mips] Custom lowering of SET_ROUNDING, GET_ROUNDING (PR #170047)
Erik Enikeev via llvm-commits
- [flang] [llvm] [flang][OpenMP] Frontend support for DIMS modifier (PR #171454)
Krzysztof Parzyszek via llvm-commits
- [llvm] b0bd8bd - [AtomicExpand] Use getSigned() for negative value
Nikita Popov via llvm-commits
- [llvm] 80fc9bc - [Hexagon] Use getSigned() for signed value
Nikita Popov via llvm-commits
- [llvm] cf9ba40 - [BypassSlowDivision] Explicitly create bit mask
Nikita Popov via llvm-commits
- [llvm] [AMDGPU] Enable overwrite ALU bit in sched.barrier mask (PR #160782)
Jan Patrick Lehr via llvm-commits
- [llvm] 6960b63 - [LSR] Use getSigned() for negated immediate
Nikita Popov via llvm-commits
- [lld] 4afc92e - [NFC][ELF] Remove pointless NEEDS_TLSGD_TO_IE (#171046)
via llvm-commits
- [lld] [NFC][ELF] Remove pointless NEEDS_TLSGD_TO_IE (PR #171046)
Jessica Clarke via llvm-commits
- [llvm] [ConstantInt] Disable implicit truncation in ConstantInt::get() (PR #171456)
Nikita Popov via llvm-commits
- [llvm] [BasicAA][TLI] Treat local-linkage globals or known environments as not aliasing errno (PR #170290)
Antonio Frighetto via llvm-commits
- [llvm] [BOLT][docs] Add commands to identify BOLT-ed binaries (PR #171458)
David Spickett via llvm-commits
- [llvm] [SDAG] Fix incorrect usage of VECREDUCE_ADD (PR #171459)
Benjamin Maxwell via llvm-commits
- [llvm] [RISCV][llvm] Support PSRA, PSRAI, PSRL, PSRLI codegen for P extension (PR #171460)
Brandon Wu via llvm-commits
- [llvm] b3a5870 - [llvm][docs] Add a release note for LLDB "version -v"
David Spickett via llvm-commits
- [llvm] c66eb25 - [OCaml] Fix build
Nikita Popov via llvm-commits
- [llvm] AMDGPU: Drop and upgrade llvm.amdgcn.atomic.csub/cond.sub to atomicrmw (PR #105553)
via llvm-commits
- [llvm] [OCaml] Remove deprecated const_nuw_neg and build_nuw_neg APIs (PR #171466)
Nikita Popov via llvm-commits
- [llvm] 7f2bbba - [AArch64][ARM] Optimize more `tbl`/`tbx` calls into `shufflevector` (#169748)
via llvm-commits
- [llvm] Change quoting of CMake parameters in llvm_create_cross_target (PR #171467)
Johan Bengtsson via llvm-commits
- [llvm] c61a481 - [VPlan] Use SCEV to prove non-aliasing for stores at different offsets. (#170347)
via llvm-commits
- [compiler-rt] [compiler-rt] Try bumping soft_rss_limit again (PR #171469)
Aiden Grossman via llvm-commits
- [llvm] [MachinePipeliner] Detect a cycle in PHI dependencies early on (PR #167095)
Ikhlas Ajbar via llvm-commits
- [llvm] [OFFLOAD] Add support for host offloading device (PR #171010)
Alex Duran via llvm-commits
- [llvm] [OFFLOAD] Add missing API for libomptarget migration (PR #171009)
Alex Duran via llvm-commits
- [lld] [llvm] [DTLTO][ELF][COFF] Add archive support for DTLTO. (PR #157043)
Teresa Johnson via llvm-commits
- [llvm] [OCaml] Try to fix library dependencies (PR #171470)
Nikita Popov via llvm-commits
- [compiler-rt] a033183 - [compiler-rt] Try bumping soft_rss_limit again (#171469)
via llvm-commits
- [llvm] [InstCombine] Fold `(x < 2^32) & (trunc(x to i32) == 0)` into `x == 0` (PR #171195)
Yanzuo Liu via llvm-commits
- [llvm] AMDGPU/GlobalISel: Regbanklegalize for G_CONCAT_VECTORS (PR #171471)
Petar Avramovic via llvm-commits
- [llvm] 2e16f24 - [RISCV] Add VMNoV0 register class with only the VMaskVTs. (#171231)
via llvm-commits
- [llvm] 632cbee - [RISCV] Use VM and VMNoV0 for "vr" and "vd" inline asm constraints with mask type. (#171235)
via llvm-commits
- [llvm] [RISCV] Use VM and VMNoV0 for "vr" and "vd" inline asm constraints with mask type. (PR #171235)
Craig Topper via llvm-commits
- [llvm] [CodeGen] expand-fp: Change frem expansion criterion (PR #158285)
Frederik Harwath via llvm-commits
- [llvm] [AMDGPU][GlobalISel] Add RegBankLegalize support for G_FSUB (PR #171244)
Petar Avramovic via llvm-commits
- [clang] [llvm] [AMDGPU] Add s_wakeup_barrier instruction for gfx1250 (PR #170501)
Mirko Brkušanin via llvm-commits
- [llvm] 1bada0a - [NVPTX] Add IR pass for FMA transformation in the llc pipeline (#154735)
via llvm-commits
- [llvm] [NVPTX] Add IR pass for FMA transformation in the llc pipeline (PR #154735)
Rajat Bajpai via llvm-commits
- [llvm] 4f79552 - [x86][AVX-VNNI] Fix VPDPWXXD Argument Types (#169456)
via llvm-commits
- [llvm] ef47462 - [SPIRV] Start adding support for `int128` (#170798)
via llvm-commits
- [llvm] Add CondGroup infrastructure and unittests. (PR #170922)
James Player via llvm-commits
- [llvm] [AMDGPU] Enable sinking of free vector ops that will be folded into their uses (PR #162580)
Gheorghe-Teodor Bercea via llvm-commits
- [llvm] [DAG] ExpandOp_NormalStore - check for bitcasted value that has legal store instead of splitting (PR #171478)
Simon Pilgrim via llvm-commits
- [llvm] [AMDGPU] Scavenge a VGPR to eliminate a frame index (PR #166979)
Shilei Tian via llvm-commits
- [clang] [llvm] Make OpenCL an OSType rather than an EnvironmentType. (PR #170297)
Alexey Bader via llvm-commits
- [llvm] Fixes simple issue found static analyzer (PR #169958)
via llvm-commits
- [llvm] 0a39d1f - [gn build] Port 1bada0af22d8
LLVM GN Syncbot via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Min-Yih Hsu via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Min-Yih Hsu via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Min-Yih Hsu via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Sam Elliott via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Craig Topper via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Craig Topper via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Craig Topper via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Craig Topper via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
Craig Topper via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [RISCV] Add short forward branch support for `lb`, `lbu`, `lh`, `lhu`, `lw`, `lwu` and `ld` (PR #170829)
via llvm-commits
- [llvm] [Flang-rt] Implement same beahvior as -O3 for zero-length arrays (PR #171480)
Michael Klemm via llvm-commits
- [llvm] [X86] bitcnt-big-integer.ll - add additional test coverage where the source values are bitcast from vectors (PR #171481)
Simon Pilgrim via llvm-commits
- [llvm] [AMDGPU][GlobalISel] Add RegBankLegalize support for G_FPEXT (PR #171483)
via llvm-commits
- [llvm] [ADT] Make use of subsetOf and anyCommon methods of BitVector (NFC) (PR #170876)
Anatoly Trosinenko via llvm-commits
- [llvm] [AArch64] Add lowering for NEON saturating shift intrinsics (PR #171485)
via llvm-commits
- [llvm] 00bccfc - [X86] bitcnt-big-integer.ll - add additional test coverage where the source values are bitcast from vectors (#171481)
via llvm-commits
- [llvm] [LLVM][AArch64] Remove hasNoSchedulingInfo from SVE pseudo instructions. (PR #171487)
Paul Walker via llvm-commits
- [llvm] [AMDGPU] Enabled machine scheduler option amdgpu-use-amdgpu-trackers. (PR #169187)
Dhruva Chakrabarti via llvm-commits
- [llvm] 03160c1 - [X86] fix typo: `MCVTTP2SIS` -> `MCVTTP2UIS` (#171229)
via llvm-commits
- [llvm] [Hexagon] Fix HWBF16 PatLeaf type (PR #170560)
via llvm-commits
- [llvm] 5052b6c - [AMDGPU] Scavenge a VGPR to eliminate a frame index (#166979)
via llvm-commits
- [llvm] Fix/aarch64 memset dup optimization (PR #166030)
Eli Friedman via llvm-commits
- [llvm] [NFC][LLVM] Document and adopt variadic `isa` in a few places (PR #136869)
Jakub Kuderski via llvm-commits
- [clang] [llvm] [AMDGPU] Add `nocreateundeforpoison` annotations (PR #166450)
Krzysztof Drewniak via llvm-commits
- [clang] [lld] [llvm] [LTO][LLD] Prevent invalid LTO libfunc transforms (PR #164916)
Daniel Thornburgh via llvm-commits
- [libc] [llvm] [APFloat] Add exp function for APFloat::IEEESsingle using expf implementation from LLVM libc. (PR #143959)
via llvm-commits
- [llvm] x86: fix musttail sibcall miscompilation (PR #168956)
Folkert de Vries via llvm-commits
- [llvm] 4bff9fd - [gn build] Port 24117f75ad9d
LLVM GN Syncbot via llvm-commits
- [llvm] [MemProf] Add CalleeGUIDs from profile to existing VP metadata (PR #171495)
Teresa Johnson via llvm-commits
- [llvm] [PowerPC] support tail call optimization on AIX tail call (PR #161690)
zhijian lin via llvm-commits
- [compiler-rt] dc92bd0 - [sanitizer_common] [Darwin] Replace pty with pipe on posix_spawn path for spawning symbolizer (#170809)
via llvm-commits
- [llvm] 7a5e2c9 - [LV] Add test with threshold=0 and metadata forcing vectorization.
Florian Hahn via llvm-commits
- [llvm] [bazel] Port 24117f75ad9d7bbb439e8e1bd596fdcf0aa8d6e2 (PR #171497)
Aiden Grossman via llvm-commits
- [llvm] [AArch64][GlobalISel] Fix incorrect codegen for FPR16/FPR8 to GPR copies (PR #171499)
Ian Butterworth via llvm-commits
- [llvm] 8a115b6 - [LV] Mark checks as never succeeding for high cost cutoff.
Florian Hahn via llvm-commits
- [llvm] af3c3ec - [AArch64] recognise trn1/trn2 with flipped operands (#169858)
via llvm-commits
- [llvm] [RISCV] Fix formatting in RISCVInstrInfoXSf.td. NFC (PR #171500)
Craig Topper via llvm-commits
- [llvm] [PowerPC] cost modeling for length type VP intrinsic load/store (PR #168938)
via llvm-commits
- [llvm] Revert "[AArch64] Run optimizeTerminators earlier too." (PR #171505)
Arthur Eubanks via llvm-commits
- [llvm] [X86] Lower `minimum`/`maximum`/`minimumnum`/`maximumnum` using bitwise operations (PR #170069)
via llvm-commits
- [llvm] [SelectOptimize] Fix incorrect -1 immediate for large integers (PR #170860)
Yingwei Zheng via llvm-commits
- [clang] [llvm] Added partial support for compiling C++20 modules and header-units without scanning. (PR #147682)
Chris B via llvm-commits
- [llvm] d233e78 - Revert "[Flang] Move builtin .mod generation into runtimes (Reapply #137828) (#169638)"
Michael Kruse via llvm-commits
- [compiler-rt] [sanitizer_common] Fix SIGPIPE when symbolizer started by StartSubprocess dies (PR #171511)
Andrew Haberlandt via llvm-commits
- [llvm] [NFC][SPIRV] Fix breakage introduced by #170798 (PR #171513)
via llvm-commits
- [llvm] [AArch64] use `isTRNMask` to calculate shuffle costs (PR #171524)
Philip Ginsbach-Chen via llvm-commits
- [llvm] [BOLT][DWARF] Improve reporting on missing DWOs (PR #171506)
Maksim Panchenko via llvm-commits
- [llvm] [cmake] LLVM_BUILTINS_TARGET='default' should bootstrap builtins without compiler-rt (PR #171536)
Andrew Haberlandt via llvm-commits
- [llvm] Reland "Redesign Straight-Line Strength Reduction (SLSR) (#162930)" (PR #169614)
Fei Peng via llvm-commits
- [llvm] [LoopPeel] Ignore assume intrinsics for the mayWriteToMemory check in peelToTurnInvariantLoadsDereferenceable. (PR #171547)
Craig Topper via llvm-commits
- [llvm] [InstSimplify] Ignore mask when combinining vp.reverse(vp.reverse). (PR #171542)
Craig Topper via llvm-commits
- [clang] [llvm] [WinEH] Fix try scopes leaking to caller on inline (PR #167176)
Eli Friedman via llvm-commits
- [llvm] [X86] Trap instructions don't need side effects (PR #171552)
Harald van Dijk via llvm-commits
- [llvm] [ARM] Recognize abi tag module flags (PR #161306)
via llvm-commits
- [llvm] [RISCVInsertVSETVLI] Don't allow getSEW/getLMUL to be called for hasSEWLMULRatioOnly(). NFC (PR #171554)
Craig Topper via llvm-commits
- [llvm] [Hexagon] Passes for widening vector operations and shuffle opt (PR #169559)
Brian Cain via llvm-commits
- [llvm] [InstCombine] Turn Add into Or even when undef (PR #171556)
Ken Matsui via llvm-commits
- [llvm] 468cffb - [NFC][RISCV] Make vfadd attribute list follow other tests (#170864)
via llvm-commits
- [llvm] [NFC][RISCV] Make vfadd attribute list follow other tests (PR #170864)
Brandon Wu via llvm-commits
- [clang] [llvm] [clang][NVPTX] Add support for mixed-precision FP arithmetic (PR #168359)
Alex MacLean via llvm-commits
- [llvm] [llvm-offload-wrapper] Fix Triple and OpenMP handling (PR #167580)
via llvm-commits
- [llvm] AArch64: Emit PAuth ifuncs into the same comdat as the containing global. (PR #170944)
Peter Collingbourne via llvm-commits
- [llvm] 390f17f - AArch64: Emit PAuth ifuncs into the same comdat as the containing global.
via llvm-commits
- [llvm] AArch64: Relax restriction on discriminator when PAuth ifunc used. (PR #170945)
Peter Collingbourne via llvm-commits
- [llvm] c642fa0 - AArch64: Relax restriction on discriminator when PAuth ifunc used.
via llvm-commits
- [llvm] 8b87edf - [InstSimplify] Ignore mask when combinining vp.reverse(vp.reverse). (#171542)
via llvm-commits
- [llvm] workflows/release-documentation: Fix pull request creation (PR #168981)
Tom Stellard via llvm-commits
- [compiler-rt] [compiler-rt] Fix usage of `stdin`/`stdout` (PR #171560)
Arthur Eubanks via llvm-commits
- [llvm] AMDGPU/PromoteAlloca: Refactor into analysis / commit phases (PR #170512)
via llvm-commits
- [compiler-rt] e7015c9 - [compiler-rt] Fix usage of `stdin`/`stdout` (#171560)
via llvm-commits
- [llvm] [RISCV] Fix wrong use of SiFiveP400GetVLMAX in RISCVSchedSiFiveP600 (PR #171562)
Craig Topper via llvm-commits
- [llvm] 21871bb - [RISCV] Add fractional LMUL register classes for inline assembly. (#171278)
via llvm-commits
- [compiler-rt] 570bcea - [scudo] Add last release time info to getStats (#170902)
via llvm-commits
- [llvm] [RISCV] Use frmarg instead of ixlenimm in PseudoFROUND. NFC (PR #171563)
Craig Topper via llvm-commits
- [llvm] [AMDGPU] Make SIShrinkInstructions pass return valid changed state (PR #168833)
Vikram Hegde via llvm-commits
- [clang] [llvm] [HLSL][Matrix] Support row and column indexing modes for MatrixSubscriptExpr (PR #171564)
Farzon Lotfi via llvm-commits
- [llvm] 7464b86 - [AArch64][SVE] Add SubtargetFeature to disable lowering unpredicated loads/stores as LDR/STR (#170256)
via llvm-commits
- [llvm] 13d99e3 - [RISCV] Fix wrong use of SiFiveP400GetVLMAX in RISCVSchedSiFiveP600 (#171562)
via llvm-commits
- [llvm] [AMDGPU][NFC] dump Waitcnt using an ostream operator (PR #171251)
Sameer Sahasrabuddhe via llvm-commits
- [llvm] fcdac81 - [RISCV] Use frmarg instead of ixlenimm in PseudoFROUND. NFC (#171563)
via llvm-commits
- [llvm] d18cdc9 - [RISCVInsertVSETVLI] Don't allow getSEW/getLMUL to be called for hasSEWLMULRatioOnly(). NFC (#171554)
via llvm-commits
- [llvm] [RISCV][GISel] Legalize the G_FCANONICALIZE instruction (PR #166162)
Jim Lin via llvm-commits
- [llvm] efda519 - [LV] Use branch_weights metadata in getPredBlockCostDivisor test. NFC (#171299)
via llvm-commits
- [llvm] [AArch64][SVE] Select non-temporal instructions for unpredicated loads/stores with the nontemporal flag (PR #171261)
Yuta Mukai via llvm-commits
- [lld] [llvm] [llvm][LoongArch] Add reloc types for LA32R/LA32S (PR #146499)
via llvm-commits
- [llvm] [RISCV] Add OperandType for XSfmm TWiden. (PR #171572)
Craig Topper via llvm-commits
- [llvm] [RISCV] Use vec_rm for VPseudoSF_MatMul_FRM. (PR #171573)
Craig Topper via llvm-commits
- [llvm] 1c7126d - [VPlan] Combine LiveIns fields into MapVector (NFC) (#170220)
via llvm-commits
- [llvm] 857b68f - [MC] Reorder TARGETInstrTable to shrink MCInstrDesc::ImplicitOffset (#171199)
via llvm-commits
- [llvm] 56e092c - [RISCV][GISel] Legalize the G_FCANONICALIZE instruction (#166162)
via llvm-commits
- [llvm] Add DllMain entry point to `libclang.dll` (PR #171465)
via llvm-commits
- [compiler-rt] 62dbe57 - [compiler-rt][sanitizer] fix i386 build for Haiku (#171075)
via llvm-commits
- [llvm] [RISCV] Reduce code duplication. NFC (PR #171577)
Craig Topper via llvm-commits
- [llvm] [RISCV] Use 'sew' insead of ixlenimm in Xsfmm pseudos. (PR #171570)
Pengcheng Wang via llvm-commits
- [llvm] [AArch64] add isTRNMask improvements to isZIPMask (PR #171532)
Philip Ginsbach-Chen via llvm-commits
- [llvm] [AMDGPU] Add intrinsic exposing s_alloc_vgpr (PR #163951)
Diana Picus via llvm-commits
- [llvm] [BOLT] Exclude BOLT injected functions from AssignSections. NFCI (PR #171579)
Maksim Panchenko via llvm-commits
- [llvm] a108881 - [LoongArch] Custom lowering for vector logical right shifts of integers (#171097)
via llvm-commits
- [llvm] 804e768 - [DAG] Recognise AVGFLOOR (((A >> 1) + (B >> 1)) + (A & B & 1)) patterns (#169644)
via llvm-commits
- [llvm] 5759a3a - [AMDGPU] Add s_wakeup_barrier instruction for gfx1250 (#170501)
via llvm-commits
- [llvm] [bolt][RISCV] : Adjust the operand order of AMOADD to maintain consis… (PR #171580)
via llvm-commits
- [llvm] [Flang-RT] Remerge iso_fortran_env and iso_fortran_env_impl (PR #169525)
Michael Klemm via llvm-commits
- [llvm] [llvm][RISCV] Support mulh for P extension codegen (PR #171581)
Brandon Wu via llvm-commits
- [clang] [llvm] [HLSL][SPIR-V] Implement vk::push_constant (PR #166793)
Nathan Gauër via llvm-commits
- [clang] [flang] [llvm] [openmp] [Flang] Move builtin .mod generation into runtimes (Reapply #137828) (PR #171515)
Petr Hosek via llvm-commits
- [llvm] [llvm][lit] Add option to run only the failed tests (PR #158043)
Michael Buch via llvm-commits
- [llvm] 8c21064 - [AArch64][SME] Lower memchr to __arm_sc_memchr in streaming[-compatible] functions (#168896)
via llvm-commits
- [llvm] [AArch64][SME] Lower memchr to __arm_sc_memchr in streaming[-compatible] functions (PR #168896)
Benjamin Maxwell via llvm-commits
- [llvm] [llvm-symbolizer] Recognize AIX big archive (PR #150401)
James Henderson via llvm-commits
- [compiler-rt] [compiler-rt][sanitizer_common] Make sanitizer_common tests work for other Apple Platforms (PR #150994)
Dan Blackwell via llvm-commits
- [compiler-rt] 365ae7a - [compiler-rt][sanitizer_common] Make sanitizer_common tests work for other Apple Platforms (#150994)
via llvm-commits
- [llvm] 3847648 - Revert "[llvm][lit] Add option to run only the failed tests" (#171582)
via llvm-commits
- [llvm] Revert "[llvm][lit] Add option to run only the failed tests" (PR #171582)
Michael Buch via llvm-commits
- [llvm] Reapply "[llvm][lit] Add option to run only the failed tests" (PR #171588)
Michael Buch via llvm-commits
- [llvm] [X86] Use vectorized i256 bit counts when we know the source originated from the vector unit (PR #171589)
Simon Pilgrim via llvm-commits
- [llvm] 578a26a - [AMDGPU] Relax restrictions on amdgcn.cs.chain intrinsic (#169785)
via llvm-commits
- [llvm] [VPlan] Introduce VPInstruction::InsertLastLane for start value of VPFirstOrderRecurrencePHIRecipe. (PR #171590)
Mel Chen via llvm-commits
- [llvm] [X86][GlobalIsel] Reland G_ISFPCLASS (PR #165848)
via llvm-commits
- [llvm] [AArch64] support `.arch_extension dit` (PR #169999)
Folkert de Vries via llvm-commits
- [llvm] [llvm][release] Reveal download links based on uploaded assets (PR #167688)
David Spickett via llvm-commits
- [llvm] p ext codegen mul2 (PR #171593)
Brandon Wu via llvm-commits
- [llvm] 1165e41 - [SelectOptimize] Fix incorrect -1 immediate for large integers (#170860)
via llvm-commits
- [llvm] [VPlan] Extract reverse operation for reverse accesses (PR #146525)
Mel Chen via llvm-commits
- [libcxx] [libcxxabi] [libunwind] [llvm] [libc++] Enable -Wmissing-prototypes (PR #116261)
Nikolas Klauser via llvm-commits
- [llvm] [SelectionDAG] Fix unsafe cases for loop.dependence.{war/raw}.mask (PR #168565)
Benjamin Maxwell via llvm-commits
- [lld] [llvm] [DTLTO] Add DTLTO time traces (and llvm-lto2 time tracing to test) (PR #171600)
Ben Dunbobbin via llvm-commits
- [llvm] [AArch64] support `.arch_extension` on features that the CLI can parse (PR #169999)
Folkert de Vries via llvm-commits
- [llvm] [AArch64] support `.arch_extension` on features that the CLI accepts (PR #169999)
Folkert de Vries via llvm-commits
- [llvm] [Analysis][AArch64] Add cost model for loop.dependence.{war/raw}.mask (PR #167551)
Benjamin Maxwell via llvm-commits
- [llvm] SelectionDAG: Support FMINIMUMNUM and FMINIMUM in combineMinNumMaxNumImpl (PR #137449)
YunQiang Su via llvm-commits
- [llvm] [AArch64] support `.arch_extension` for features that the CLI also accepts (PR #169999)
David Spickett via llvm-commits
- [llvm] [X86] LowerATOMIC_STORE - on 32-bit targets see if i64 values were originally legal f64 values that we can store directly. (PR #171602)
Simon Pilgrim via llvm-commits
- [llvm] [LoongArch] Add support for the ud macro instruction (PR #171583)
via llvm-commits
- [llvm] 9339601 - [AArch64] support `.arch_extension` for features that the CLI also accepts (#169999)
via llvm-commits
- [llvm] [AMDGPU] Introduce conditional barrier pseudo instruction (PR #171604)
via llvm-commits
- [llvm] [LV] Avoid redundant SCEVChecks on active lane mask (PR #171605)
Ramkumar Ramachandra via llvm-commits
- [llvm] 11e457c - [X86] Use vectorized i256 bit counts when we know the source originated from the vector unit (#171589)
via llvm-commits
- [llvm] [AArch64] Initial Olympus scheduling model. (PR #171607)
Ricardo Jesus via llvm-commits
- [clang] [llvm] [AArch64] Add intrinsics support for SVE2p2 instructions (PR #163575)
via llvm-commits
- [llvm] [BOLT][ICP] Propagate parent hash to newly inserted BBs for BAT (PR #171044)
Jinjie Huang via llvm-commits
- [llvm] [clang][Hexagon] Add Picolibc as part of triple (PR #169613)
via llvm-commits
- [llvm] [runtimes] Common code shared with flang-rt (PR #171610)
Michael Kruse via llvm-commits
- [clang] [llvm] [Clang][Hexagon] Use Picolibc environment in Hexagon toolchain (PR #171611)
via llvm-commits
- [llvm] [Clang] Add Picolibc environment type for triples (PR #169613)
via llvm-commits
- [llvm] [llvm-exegesis] Add AArch64 operand initializers, SetRegTo (PR #169912)
Cullen Rhodes via llvm-commits
- [llvm] [DebugInfo] Fix incorrect debug attribution for inlined allocas (PR #144345)
Shivam Kunwar via llvm-commits
- [llvm] Add RPMALLOC TLS support for Windows (PR #171465)
via llvm-commits
- [llvm] [AsmPrinter][NFC] Reuse Target Triple varible (PR #171612)
via llvm-commits
- [llvm] [InstCombine] Limit canonicalization of extractelement(cast) to constant index or same basic block. (PR #166227)
via llvm-commits
- [llvm] [AMDGPU] Enable i8 GEP promotion for vector allocas (PR #166132)
via llvm-commits
- [llvm] [X86] Allow handling of i128/256/512 AND/OR/XOR bitlogic on the FPU (PR #171616)
Simon Pilgrim via llvm-commits
- [llvm] bfce025 - [flang][OpenMP] Store list of expressions in InitializerT (#170923)
via llvm-commits
- [llvm] Fix misprint in computeKnownFPClass in GISelValueTracking.cpp (PR #171566)
Matt Arsenault via llvm-commits
- [llvm] [AArch64] Fix assertion failure during promotion of EXTEND_VECTOR_INREG. (PR #171619)
via llvm-commits
- [llvm] [DA] Add tests for nsw doesn't hold on entire iteration space (NFC) (PR #162281)
Ehsan Amiri via llvm-commits
- [llvm] [llvm-dwarfdump][LineCov 1/3] Add variable coverage metrics (PR #169646)
Stephen Tozer via llvm-commits
- [llvm] [AMDGPU] tensor_{load_to/store_from}_lds => ..._d2 simplification (PR #171540)
Matt Arsenault via llvm-commits
- [llvm] f85494f - [AArch64] Define apple-m5/a19 CPUs. (#171187)
via llvm-commits
- [llvm] 617ba83 - [GlobalOpt] Preserve Address Space when recreating GV (#171211)
via llvm-commits
- [compiler-rt] [sanitizer_common][test-only] Specify full path for sort executable in popen.cpp (PR #171622)
Dan Blackwell via llvm-commits
- [llvm] 136e5e2 - [LangRef] make consequences of NaN rules for pow(i) more explicit (#170177)
via llvm-commits
- [llvm] [LangRef] make consequences of NaN rules for pow(i) more explicit (PR #170177)
Nikita Popov via llvm-commits
- [llvm] [LV] Check Addr in getAddressAccessSCEV in terms of SCEV expressions. (PR #171204)
David Sherwood via llvm-commits
- [llvm] llvm: Add missing `LLVM_ABI` annotations (PR #171629)
Fabrice de Gans via llvm-commits
- [llvm] [LoopInterchange] Motivating example for interchange enablement. NFC. (PR #171631)
Sjoerd Meijer via llvm-commits
- [llvm] [LLVM][UTILS][VSCODE] Add LLVM LSP support in LLVM VS Code extension (PR #170489)
via llvm-commits
- [llvm] [bazel] Port c9c4e6eb58c070d65abca68b77b783720de1d5d9 (PR #171632)
Aiden Grossman via llvm-commits
- [llvm] 130fa98 - [AMDGPU][NFC] dump Waitcnt using an ostream operator (#171251)
via llvm-commits
- [llvm] [ValueTracking] Enhance overflow computation for unsigned mul (PR #171568)
Yingwei Zheng via llvm-commits
- [llvm] [NFC][PowerPC] Optimize vector compares for not equal to non zero vectors (PR #171635)
via llvm-commits
- [clang] [lld] [llvm] Integrated Distributed ThinLTO (DTLTO): Design Overview (PR #126654)
Ben Dunbobbin via llvm-commits
- [llvm] [AArch64] Fix scheduling info for Armv8.4-a LDAPUR* instructions (PR #171637)
Cullen Rhodes via llvm-commits
- [llvm] [AArch64][llvm-objdump] Add missing arm64_32 architecture checks (PR #171638)
Ryan Mansfield via llvm-commits
- [llvm] [BOLT] Add pre-parsed perf script support (PR #163785)
Ádám Kallai via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [Support] On Windows, fix rpmalloc TLS destructor when running inside a DLL (PR #171465)
Alexandre Ganea via llvm-commits
- [llvm] [AArch64] Use Windows-style prologue/epilogue regardless of CFI. (PR #156467)
Benjamin Maxwell via llvm-commits
- [llvm] [CFIInserter] Improve `CSRSavedLocation` struct. (PR #168869)
Mikhail Gudim via llvm-commits
- [llvm] [LV] Transform to handle exits in the scalar loop (PR #148626)
David Sherwood via llvm-commits
- [llvm] [AMDGPU][SDAG] Add missing cases for SI_INDIRECT_SRC/DST (PR #170323)
Juan Manuel Martinez Caamaño via llvm-commits
- [llvm] [X86] Return instructions don't need side effects (PR #171641)
Harald van Dijk via llvm-commits
- [llvm] [BOLT][AArch64] Always cover veneers in lite mode (PR #171534)
Paschalis Mpeis via llvm-commits
- [llvm] 9848c03 - [cmake] LLVM_BUILTINS_TARGET='default' should bootstrap builtins without compiler-rt (#171536)
via llvm-commits
- [llvm] f692ca1 - [RISCV] Use 'sew' insead of ixlenimm in Xsfmm pseudos. (#171570)
via llvm-commits
- [llvm] [X86] shift-i512.ll - add load test coverage (PR #171642)
Simon Pilgrim via llvm-commits
- [llvm] [Verifier] Make sure all constexprs in instructions are visited (PR #171643)
Nikita Popov via llvm-commits
- [llvm] 8f1c593 - [RISCV] Reduce code duplication. NFC (#171577)
via llvm-commits
- [llvm] [InstCombine][CmpInstAnalysis] Use consistent spelling and function names. NFC. (PR #171645)
Tirthankar Mazumder via llvm-commits
- [llvm] Revert "[Hexagon] Passes for widening vector operations and shuffle o… (PR #171647)
Brian Cain via llvm-commits
- [llvm] [AArch64] Make IFUNC opt-in rather than opt-out. (PR #171648)
Harald van Dijk via llvm-commits
- [compiler-rt] [llvm] [JITLink] Add initial TLS support for SystemZ (PR #170706)
via llvm-commits
- [llvm] d162afa - [AMDGPU][GlobalISel] Add RegBankLegalize support for G_FPEXT (#171483)
via llvm-commits
- [compiler-rt] [asan] Implement interception on AIX (PR #131870)
Jake Egan via llvm-commits
- [llvm] [ThinLTO][MemProf] Add option to override max ICP with larger number (PR #171652)
Teresa Johnson via llvm-commits
- [llvm] AMDGPU/GlobalISel: Regbanklegalize rules for G_UNMERGE_VALUES (PR #171653)
Petar Avramovic via llvm-commits
- [llvm] Avoid maxnum(sNaN, x) optimizations / folds (PR #170181)
James Y Knight via llvm-commits
- [llvm] [InstCombine] Add fold `(x * z) % (y * z) == 0` -> `x % y == 0` (PR #171655)
Ashish Ahuja via llvm-commits
- [llvm] 16fbbac - [X86] shift-i512.ll - add load test coverage (#171642)
via llvm-commits
- [llvm] 0ab6a63 - [LLVM][IR] Add support for address space names in DataLayout (#170559)
via llvm-commits
- [lld] Fix lld crash using --fix-cortex-a53-843419 (PR #170495)
Tarcísio Fischer via llvm-commits
- [llvm] 1267488 - [flang][OpenMP] Frontend support for DIMS modifier (#171454)
via llvm-commits
- [compiler-rt] [llvm] [JITLink] Add TLS support for SystemZ (PR #171559)
Ulrich Weigand via llvm-commits
- [llvm] [LLVM] InstCount pass implemented when enabling stats (PR #171658)
Iñaki V Arrechea via llvm-commits
- [llvm] [LoopUnroll] Do not copy !llvm.loop from latch to non-latch (PR #165635)
Slava Zakharin via llvm-commits
- [compiler-rt] c5995e2 - [sanitizer_common][test-only] Specify full path for sort executable in popen.cpp (#171622)
via llvm-commits
- [llvm] [X86] Lower CTTZ/CTLZ vXi8 vectors using GF2P8AFFINEQB (PR #118012)
Simon Pilgrim via llvm-commits
- [clang-tools-extra] [llvm] [llvm][ADT] Add wrapper to `std::search` and `std::adjacent_find` (PR #171666)
Denis Mikhailov via llvm-commits
- [llvm] [LLVM] Successor count added to InstCount (PR #171670)
Iñaki V Arrechea via llvm-commits
- [llvm] [NFC][LLVM] Document variadic `isa` (PR #136869)
Rahul Joshi via llvm-commits
- [compiler-rt] [libcxx] [lld] [llvm] CodeGen: Optionally emit PAuth relocations as IRELATIVE relocations. (PR #133533)
Harald van Dijk via llvm-commits
- [compiler-rt] [sanitizer_common] Fix missing `check-sanitizer` deps under LLVM_ENABLE_RUNTIMES (PR #170817)
Mariusz Borsa via llvm-commits
- [llvm] [Offload] Debug message update part 2 (PR #171673)
Hansang Bae via llvm-commits
- [llvm] [Offload] Debug message update part 3 (PR #171674)
Hansang Bae via llvm-commits
- [compiler-rt] [scudo] Add primary option to zero block on dealloc. (PR #142394)
via llvm-commits
- [lld] [LLD][MinGW] Fix implicit DLL entry point (PR #171680)
Mateusz Mikuła via llvm-commits
- [llvm] [DAG] foldAddToAvg - split nested m_Reassociatable matchers (PR #171681)
Simon Pilgrim via llvm-commits
- [llvm] [SPIRV][HLSL] Add FixedVector GEP legalization (PR #171682)
Farzon Lotfi via llvm-commits
- [llvm] [Offload] Debug message update part 2 (PR #171683)
Hansang Bae via llvm-commits
- [llvm] [MemProf] Add option to emit full call context for matched allocations (PR #170516)
Snehasish Kumar via llvm-commits
- [llvm] [CodeGen] Refactor `determineCalleeSaves`. (PR #166763)
Mikhail Gudim via llvm-commits
- [llvm] [WoA] Remove extra barriers after ARM LSE instructions with MSVC (PR #169596)
Eli Friedman via llvm-commits
- [llvm] [AArch64][NFC] add isTRNMask improvements to isZIPMask (PR #171532)
Philip Ginsbach-Chen via llvm-commits
- [llvm] [InstCombine] Allow folding casts into PNs if both from/to types are illegal (PR #171675)
via llvm-commits
- [compiler-rt] bc0d0bb - [compiler-rt] Add baremetal version of profile library. (#167998)
via llvm-commits
- [llvm] [M68k] Emit MOV16ds for moves from CCR on 68000 (PR #171703)
Daniel Thornburgh via llvm-commits
- [llvm] [Offload] Debug message update part 1 (PR #171672)
Hansang Bae via llvm-commits
- [llvm] c5ac7d6 - [RISCV] Add OperandType for XSfmm TWiden. (#171572)
via llvm-commits
- [llvm] [Offload] Enable more refined debug printing (PR #163431)
Hansang Bae via llvm-commits
- [flang] [llvm] [flang-rt][device] Enable MapException on the device with error message (PR #171705)
Valentin Clement バレンタイン クレメン via llvm-commits
- [compiler-rt] Revert "[sanitizer_common][test-only] Specify full path for sort executable in popen.cpp" (PR #171706)
Dan Blackwell via llvm-commits
- [llvm] ccc3835 - [LoopPeel] Ignore assume intrinsics for the mayWriteToMemory check in peelToTurnInvariantLoadsDereferenceable. (#171547)
via llvm-commits
- [llvm] b13aace - [RISCV] Use vec_rm for VPseudoSF_MatMul_FRM. (#171573)
via llvm-commits
- [llvm] AArch64: Correctly emit large addends into PAuth ifunc. (PR #171707)
Peter Collingbourne via llvm-commits
- [llvm] e61c2d4 - [NFC][LLVM] Document variadic `isa` (#136869)
via llvm-commits
- [llvm] 182c61d - AArch64: Correctly emit large addends into PAuth ifunc.
via llvm-commits
- [llvm] [IR] Make dead_on_return attribute sized (PR #171712)
Aiden Grossman via llvm-commits
- [llvm] [X86] AMD Zen 5 Scheduler Descriptions (PR #131780)
via llvm-commits
- [libc] [llvm] Add support for getpagesize (PR #171713)
via llvm-commits
- [llvm] [TableGen] Improve error message for bad VTByHwMode in RegisterByHwMode (PR #171254)
Alexander Richardson via llvm-commits
- [llvm] f672f32 - [TableGen] Improve error message for bad VTByHwMode in RegisterByHwMode
via llvm-commits
- [llvm] 625d535 - [TableGen] Handle RegClassByHwMode in AsmWriter
via llvm-commits
- [clang] [llvm] [clang][driver][darwin] Base the system prefix on the SDK, not the target (PR #171714)
via llvm-commits
- [llvm] [RISCV] Use sew and vec_policy for Rivos vector instruction operands. (PR #171721)
Craig Topper via llvm-commits
- [llvm] [bazel] Port 575d6892bcc5cef926cfc1b95225148262c96a15 (PR #171722)
Aiden Grossman via llvm-commits
- [llvm] [AMDGPU][GlobalISel] Add RegBankLegalize support for G_FPTRUNC (PR #171723)
via llvm-commits
- [llvm] InstCombine: Add baseline test for #64697 fmul reassociation (PR #171725)
Matt Arsenault via llvm-commits
- [llvm] [compiler-rt] follow-up to 166837, rename COMPILER_RT_FORCE_TEST_BUILTINS_DIR to COMPILER_RT_TEST_BUILTINS_DIR (PR #171741)
Wael Yehia via llvm-commits
- [llvm] [RISC-V][MC] Validate instructions prior to emission in AsmParser (PR #171739)
Alexander Richardson via llvm-commits
- [compiler-rt] [scudo] Show the resident pages from the secondary cache. (PR #170568)
Christopher Ferris via llvm-commits
- [llvm] [RISC-V][MC] Fix tied operand register class mismatch in P-extension (PR #171738)
Craig Topper via llvm-commits
- [flang] [llvm] [flang][cuda] Add support for allocate with device source (PR #171743)
Valentin Clement バレンタイン クレメン via llvm-commits
- [llvm] [RISCV] Add an OperandType for ordering for atomic pseudos. (PR #171744)
Craig Topper via llvm-commits
- [clang] [llvm] [NFC] isOSGlibc: musl is not glibc. (PR #171734)
via llvm-commits
- [llvm] [llvm-readobj] Dump callgraph section info for ELF (PR #157499)
Prabhu Rajasekaran via llvm-commits
- [llvm] 02b4dd0 - [AArch64] Restrict TBI to ignore top 4 bits for Darwin targets.
Amara Emerson via llvm-commits
- [llvm] [llvm][cas] Improve UnifiedOnDiskActionCache validation to check cas refs (PR #171732)
Ben Langmuir via llvm-commits
- [llvm] Revert "[SelectionDAG] Salvage debuginfo when combining load and sext… (PR #171745)
Shubham Sandeep Rastogi via llvm-commits
- [llvm] 16e6055 - Revert "[SelectionDAG] Salvage debuginfo when combining load and sext… (#171745)
via llvm-commits
- [llvm] [AMDGPU] Generate waterfall for calls with SGPR(inreg) argument (PR #146997)
via llvm-commits
- [llvm] [RISCV] Add Xsfmm vlte and vste intrinsics to getTgtMemIntrinsics. (PR #171747)
Craig Topper via llvm-commits
- [llvm] ba73d60 - [RISCV] Use sew and vec_policy for Rivos vector instruction operands. (#171721)
via llvm-commits
- [compiler-rt] 76ae530 - [PPC] XFAIL ppc/fixtfti_test.c and ppc/fixunstfti_test.c and track them under issue 171751
Wael Yehia via llvm-commits
- [llvm] [VPlan] Enable vectorization of early-exit loops with unit-stride fault-only-first loads (PR #151300)
Shih-Po Hung via llvm-commits
- [llvm] [AMDGPU][True16] remove pack32 pattern for true16 mode (PR #171756)
Brox Chen via llvm-commits
- [llvm] [TableGen] Improve generated comments for RegClassByHwMode tables (PR #171716)
Sam Elliott via llvm-commits
- [llvm] 18b6137 - [NFC] isOSGlibc: musl is not glibc. (#171734)
via llvm-commits
- [llvm] Revert "LangRef: Clarify llvm.minnum and llvm.maxnum about sNaN and signed zero (#112852)" (PR #138451)
Phoebe Wang via llvm-commits
- [llvm] 3b04094 - [RISCV] Add Xsfmm vlte and vste intrinsics to getTgtMemIntrinsics. (#171747)
via llvm-commits
- [llvm] [X86] Attempt to use VPMADD52L/VPMULUDQ instead of VPMULLQ on slow VPMULLQ targets (or when VPMULLQ is unavailable) (PR #171760)
via llvm-commits
- [llvm] [bazel] Improve building on/for Windows (PR #171761)
David Zbarsky via llvm-commits
- [llvm] [PowerPC] Optimize not equal compares against zero vectors (PR #150422)
via llvm-commits
- [llvm] use 16bit for extractElt cost check (PR #171762)
Brox Chen via llvm-commits
- [llvm] 426cedc - [LoongArch] Add support for the ud macro instruction (#171583)
via llvm-commits
- [llvm] 4f9d5a8 - [RISCV] Generate Xqcilsm LWMI/SWMI load/store multiple instructions (#171079)
via llvm-commits
- [llvm] [RISCV] Fix incorrect chapter number in comments in RISCVSchedSpacemitX60.td. (PR #171765)
Jim Lin via llvm-commits
- [compiler-rt] [TSan] Zero-initialize Trace.local_head (PR #171766)
Michael Pratt via llvm-commits
- [llvm] 4882029 - [ValueTracking] Enhance overflow computation for unsigned mul (#171568)
via llvm-commits
- [llvm] c9648d7 - [Verifier] Make sure all constexprs in instructions are visited (#171643)
via llvm-commits
- [llvm] 6a25e45 - [ConstantFolding] Support ptrtoaddr in ConstantFoldCompareInstOperands (#162653)
via llvm-commits
- [llvm] [polly] [SCEV] Add initial support for ptrtoaddr. (PR #158032)
Nikita Popov via llvm-commits
- [llvm] [Github][libcxx] Move back to main runner set (PR #171771)
Aiden Grossman via llvm-commits
- [llvm] Use the Propeller CFG profile in the PGO analysis map if it is available. (PR #163252)
Rahman Lavaee via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Mel Chen via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Ramkumar Ramachandra via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Ramkumar Ramachandra via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Luke Lau via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Paul Walker via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Luke Lau via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Paul Walker via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Paul Walker via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Paul Walker via llvm-commits
- [llvm] [VPlan] Fold FirstOrderRecurrenceSplice(X, X) to X when X is uniform (PR #171772)
Paul Walker via llvm-commits
- [llvm] 2ce17ba - [InstCombine][CmpInstAnalysis] Use consistent spelling and function names. NFC. (#171645)
via llvm-commits
- [llvm] b7c0452 - [PowerPC][AIX] Specify correct ABI alignment for double (#144673)
via llvm-commits
- [llvm] 6ad0c7c - [NFC][RISCV] Unify all zvfbfa vl patterns and sd node patterns (#171072)
via llvm-commits
- [llvm] 794551d - [RISCV][llvm] Support PSRA, PSRAI, PSRL, PSRLI codegen for P extension (#171460)
via llvm-commits
- [llvm] [WIP][AMDGPU][CopyPhysReg] Expand the COPY instructions using the encoded liveness mask. (PR #151124)
Vikash Gupta via llvm-commits
- [llvm] [AArch64][SVE] Use NEON for ISD::FP_ROUND cases (PR #171776)
Matthew Devereau via llvm-commits
- [llvm] [GlobalOpt][profcheck] Mark as `unknown` the branch weights of global shrunk to boolean (PR #171530)
Aiden Grossman via llvm-commits
- [llvm] workflows/upload-release-artifact: Upload a separate attestation for each artifact (PR #171525)
Aiden Grossman via llvm-commits
- [llvm] f57abf5 - [SPIRV] Promote scalar arguments to vector for `OpExtInst` in `generateExtInst` instead of `SPIRVRegularizer` (#170155)
via llvm-commits
- [llvm] 15df9e7 - [AMDGPU][SDAG] Add missing cases for SI_INDIRECT_SRC/DST (#170323)
via llvm-commits
- [llvm] db06ebb - [AArch64][NFC] Add isTRNMask improvements to isZIPMask (#171532)
via llvm-commits
- [llvm] (reland) [AMDGPU][SIInsertWaitCnts] Use RegUnits-based tracking (#162077) (PR #171779)
Pierre van Houtryve via llvm-commits
- [llvm] [RISCV] Use SP-relative Accesses with frame pointers (PR #171780)
Sam Elliott via llvm-commits
- [llvm] [FastISel] Don't force SDAG fallback for libcalls (PR #171782)
Nikita Popov via llvm-commits
- [llvm] 6573f62 - [X86] LowerATOMIC_STORE - on 32-bit targets see if i64 values were originally legal f64 values that we can store directly. (#171602)
via llvm-commits
- [llvm] [Triple] Add "hipspv" and "chipstar" OS components (PR #170655)
Henry Linjamäki via llvm-commits
- [llvm] 4d335cb - [AArch64] Fix scheduling info for Armv8.4-a LDAPUR* instructions (#171637)
via llvm-commits
- [llvm] [AArch64] Add ISel patterns for LDAPURS* instructions (PR #171788)
Nathan Corbyn via llvm-commits
- [llvm] Revert "[AMDGPU][SDAG] Add missing cases for SI_INDIRECT_SRC/DST (#170323) (PR #171787)
Juan Manuel Martinez Caamaño via llvm-commits
- [llvm] [openmp] [OpenMP][Runtime] Handling crash with `OMP_TARGET_OFFLOAD=DISABLED` and invoking `omp_get_default_device()` (PR #171789)
Amit Tiwari via llvm-commits
- [llvm] c029788 - Revert "[AMDGPU][SDAG] Add missing cases for SI_INDIRECT_SRC/DST (#170323) (#171787)
via llvm-commits
- [llvm] [Mips] Support "$sp" named register (PR #171793)
via llvm-commits
- [llvm] [RISCV][llvm] Support fminimum, fmaximum, fminnum, fmaxnum, fminimumnum, fmaximumnum codegen for zvfbfa (PR #171794)
Brandon Wu via llvm-commits
- [llvm] [RISCV][llvm] Support fminimum, fmaximum, fminnum, fmaxnum, fminimumnum, fmaximumnum codegen for zvfbfa (PR #171794)
via llvm-commits
- [llvm] [RISCV][llvm] Support fminimum, fmaximum, fminnum, fmaxnum, fminimumnum, fmaximumnum codegen for zvfbfa (PR #171794)
Jianjian Guan via llvm-commits
- [llvm] [RISCV][llvm] Support fminimum, fmaximum, fminnum, fmaxnum, fminimumnum, fmaximumnum codegen for zvfbfa (PR #171794)
Brandon Wu via llvm-commits
- [llvm] [RISCV][llvm] Support fminimum, fmaximum, fminnum, fmaxnum, fminimumnum, fmaximumnum codegen for zvfbfa (PR #171794)
Brandon Wu via llvm-commits
- [llvm] [RISCV][llvm] Support fminimum, fmaximum, fminnum, fmaxnum, fminimumnum, fmaximumnum codegen for zvfbfa (PR #171794)
Brandon Wu via llvm-commits
- [llvm] [RISCV][llvm] Support fminimum, fmaximum, fminnum, fmaxnum, fminimumnum, fmaximumnum codegen for zvfbfa (PR #171794)
Brandon Wu via llvm-commits
- [llvm] [GVN] MemorySSA for GVN: eliminate redundant loads via MemorySSA (PR #152859)
Momchil Velikov via llvm-commits
- [llvm] 4f5071f - InstCombine: Add baseline test for #64697 fmul reassociation (#171725)
via llvm-commits
- [llvm] IR: Stop requiring nsz to reassociate fmul (PR #171726)
Matt Arsenault via llvm-commits
- [llvm] [BOLT][BTI] Add needed BTIs in LongJmp or refuse to optimize binary (PR #171149)
Gergely Bálint via llvm-commits
- [llvm] [PredicateInfo] Support `PredicateInfo` by adding `PHI` nodes that pick up info from created branch predicates (PR #151132)
Rajveer Singh Bharadwaj via llvm-commits
- [clang] [flang] [llvm] [CLANG][OpenMP] Add support for OpenMP6.0 transparent clause (PR #166810)
Zahira Ammarguellat via llvm-commits
- [llvm] 481ce81 - IR: Stop requiring nsz to reassociate fmul (#171726)
via llvm-commits
- [llvm] ValueTracking: Add baseline test for fmul denormal scaling handling (PR #171729)
Matt Arsenault via llvm-commits
- [compiler-rt] d0767e9 - [JITLink] Add TLS support for SystemZ (#171559)
via llvm-commits
- [llvm] [X86] vector-compare-results.ll - regenerate VPTERNLOG asm comments (PR #171803)
Simon Pilgrim via llvm-commits
- [llvm] [BOLT] Check if symbol is in data area of function (PR #160143)
Asher Dobrescu via llvm-commits
- [llvm] [VPlan] Don't emit VPBlendRecipes with only one incoming value. NFC (PR #171804)
Luke Lau via llvm-commits
- [llvm] [InstCombine] Fold logic of zero-checks to multiplication for MinSize (PR #171805)
via llvm-commits
- [llvm] 9b6b52b - [AsmPrinter][NFC] Reuse Target Triple variable (#171612)
via llvm-commits
- [llvm] [LICM] Improve LICM when calls only change Inaccessible memory (PR #169379)
Nikita Popov via llvm-commits
- [llvm] ac2291d - [X86] Allow handling of i128/256/512 AND/OR/XOR bitlogic on the FPU (#171616)
via llvm-commits
- [llvm] [LLVM] Refine MemoryEffect handling for target-specific intrinsics (PR #155590)
Nikita Popov via llvm-commits
- [llvm] [AMDGPU][GCNHazardRecognizer] Remove instances of hardcoded S_WAITCNT_DEPCTR operand values (PR #171811)
Stephen Thomas via llvm-commits
- [compiler-rt] [sanitizer_common][test-only] Remove xfail for darwin ubsan on dedup_token_length_test (PR #171812)
Dan Blackwell via llvm-commits
- [llvm] [X86] isLoadBitCastBeneficial - its only beneficial to bitcast between vector types if the new type is legal (PR #171813)
Simon Pilgrim via llvm-commits
- [llvm] 4be3df8 - ValueTracking: Add baseline test for fmul denormal scaling handling (#171729)
via llvm-commits
- [llvm] ValueTracking: Teach computeKnownFPClass that multiply can avoid denormals (PR #171730)
Matt Arsenault via llvm-commits
- [compiler-rt] [sanitizer_common][test-only] Mark popen xfail on iossim (PR #171814)
Dan Blackwell via llvm-commits
- [compiler-rt] f548902 - [sanitizer_common][test-only] Remove xfail for darwin ubsan on dedup_token_length_test (#171812)
via llvm-commits
- [clang] [llvm] [AArch64][llvm] The preferred disassembly for `bti` is now `bti r` (PR #171819)
Jonathan Thackray via llvm-commits
- [llvm] [Delinearization] Remove `isKnownLessThan` (PR #171821)
Ryotaro Kasuga via llvm-commits
- [llvm] InstCombine: Fold ldexp with constant exponent to fmul (PR #171731)
Matt Arsenault via llvm-commits
- [llvm] DAG: Use RuntimeLibcalls to legalize vector frem calls (PR #170719)
Simon Pilgrim via llvm-commits
- [llvm] [SCEVExp] Get DL from SE, strip constructor arg (NFC) (PR #171823)
Ramkumar Ramachandra via llvm-commits
- [clang] [compiler-rt] [llvm] [dfsan] Add dataflow sanitizer support for SystemZ (PR #168991)
via llvm-commits
- [llvm] 2967815 - [VPlan] Don't emit VPBlendRecipes with only one incoming value. NFC (#171804)
via llvm-commits
- [llvm] [NFC][SPIRV] Re-work extension parsing (PR #171826)
Alex Voicu via llvm-commits
- [llvm] d33d80f - [FastISel] Don't force SDAG fallback for libcalls (#171782)
via llvm-commits
- [llvm] f406210 - [AArch64] Use Windows-style prologue/epilogue regardless of CFI. (#156467)
via llvm-commits
- [llvm] [IVDescriptors] Implement MonotonicDescriptor (PR #140720)
Benjamin Maxwell via llvm-commits
- [llvm] 7c328d8 - [AMDGPU][GCNHazardRecognizer] Remove instances of hardcoded S_WAITCNT_DEPCTR operand values (#171811)
via llvm-commits
- [llvm] a3aaa1a - DAG: Use RuntimeLibcalls to legalize vector frem calls (#170719)
via llvm-commits
- [llvm] [X86] mayFoldIntoVector - relax load alignment requirements (PR #171830)
Simon Pilgrim via llvm-commits
- [llvm] [Analysis] Enchance alignment propagation in computeKnownBits. (PR #171828)
Shamshura Egor via llvm-commits
- [llvm] cdce445 - [X86] isLoadBitCastBeneficial - its only beneficial to bitcast between vector types if the new type is legal (#171813)
via llvm-commits
- [llvm] [NFC][AMDGPU] Apply clang-format on S/V_INDIRECT_REG_... lines in SIInstructions.td (PR #171833)
Juan Manuel Martinez Caamaño via llvm-commits
- [llvm] [CodeGen][PreISelIntrinsicLowering] Add VP-based lowering for memcpy/memmove/memset (PR #165585)
David Del Río via llvm-commits
- [llvm] 16c0893 - [AMDGPU][True16] remove pack32 pattern from true16 mode (#171756)
via llvm-commits
- [clang] [llvm] [HLSL] Implement ddx and ddy HLSL intrinsics (PR #168887)
Alexander Johnston via llvm-commits
- [clang] [llvm] [HLSL] Implement ddx/ddy_fine intrinsics (PR #168874)
Alexander Johnston via llvm-commits
- [llvm] ValueTracking: Add baseline test for fpclass handling of amdgcn.rsq (PR #171836)
Yingwei Zheng via llvm-commits
- [llvm] [mlir] [MLIR] convert OpAsmDialectInterface using ODS (PR #171488)
Jacques Pienaar via llvm-commits
- [llvm] [VPlan] Remove legacy costing inside VPBlendRecipe::computeCost (PR #171846)
Luke Lau via llvm-commits
- [lldb] [llvm] [lldb][windows] add Windows Virtual Console support (PR #168729)
Charles Zablit via llvm-commits
- [llvm] Enable using threads on z/OS (PR #171847)
Sean Perry via llvm-commits
- [llvm] llvm: Replace forward declaration with include (PR #171848)
Fabrice de Gans via llvm-commits
- [llvm] 8a4cc44 - [AArch64] Run optimizeTerminators earlier too. (#170907)
David Green via llvm-commits
- [llvm] [LLVM][CodeGen][AArch64] Add NEON lowering for vector.(de)interleave intrinsics. (PR #169700)
Paul Walker via llvm-commits
- [llvm] [VPlan] Expand VPBlendRecipe earlier in simplifyBlends (PR #171851)
Luke Lau via llvm-commits
- [llvm] [SandboxIR] Fix ConstantInt::get() for vector types (PR #171852)
Nikita Popov via llvm-commits
- [llvm] [VPlan] Expand VPBlendRecipes to select instructions. NFC (PR #133993)
Luke Lau via llvm-commits
- [llvm] [MCA][AArch64] Fixes Neoverse N2 pair-load RThroughput (PR #171853)
Amina Chabane via llvm-commits
- [llvm] [AMDGPU] Add flag to enable expensive trip counts for runtime unroll. (PR #171735)
via llvm-commits
- [llvm] [Hexagon] Add HVX patterns for vector arithmetic (PR #170704)
Fateme Hosseini via llvm-commits
- [llvm] [InstCombine] Fold (A & ~B) | (A ^ B) -> A ^ B (PR #171047)
via llvm-commits
- [llvm] [InstCombine] Add constant folding for hypot library calls (PR #171047)
via llvm-commits
- [llvm] [llvm][dwarfdump] Print the name (if available) of entities referenced by DW_AT_import (PR #171859)
Michael Buch via llvm-commits
- [llvm] [Delinearization] Remove `isKnownNonNegative` (PR #171817)
Sebastian Pop via llvm-commits
- [llvm] [NFC][LV]: Differentiate between Pred and Unpred masked operations. (PR #169509)
David Sherwood via llvm-commits
- [llvm] [ExpandFp] Fix incorrect ConstantInt construction (PR #171861)
Nikita Popov via llvm-commits
- [llvm] [InstSimplify] Remove redundant icmp+ptrtoint fold (PR #171807)
Nikita Popov via llvm-commits
- [llvm] fd5f53a - [VPlan] Remove legacy costing inside VPBlendRecipe::computeCost (#171846)
via llvm-commits
- [llvm] 916d206 - [Hexagon] Fix HWBF16 PatLeaf type (#170560)
via llvm-commits
- [llvm] [InstCombine] Add constant folding for hypot library calls (PR #171863)
via llvm-commits
- [llvm] a981d26 - [KCFI] Use getSigned() for negative value
Nikita Popov via llvm-commits
- [llvm] bc19a0a - [InstCombine] Use getSigned() for negative numbers
Nikita Popov via llvm-commits
- [llvm] 8a9d9e4 - [LV] Use getSigned() for stride
Nikita Popov via llvm-commits
- [llvm] [AArch64] Add USDOT to the instruction we perform performAddDotCombine. (PR #171864)
David Green via llvm-commits
- [llvm] [SDAG] Shrink (abds (sext x) (sext y)) (PR #171865)
via llvm-commits
- [libc] [llvm] [libc][math] Refactor expm1f implementation to header-only in src/__support/math folder. (PR #162131)
via llvm-commits
- [llvm] [ExtractAPI] Update CODEOWNERS (PR #171866)
Prajwal Nadig via llvm-commits
- [lldb] [llvm] [lldb] Add WebAssembly platform (PR #171507)
Jonas Devlieghere via llvm-commits
- [llvm] [SYCL] add CodingGuidelines.rst for libsycl (PR #171867)
Kseniya Tikhomirova via llvm-commits
- [llvm] [ISel] Introduce llvm.clmul intrinsic (PR #168731)
Craig Topper via llvm-commits
- [llvm] [AMDGPU] Generate more efficient code to avoid shift64 bug (PR #171871)
via llvm-commits
- [llvm] a451ff0 - [llvm][cas] Improve UnifiedOnDiskActionCache validation to check cas refs (#171732)
via llvm-commits
- [llvm] 6813f8f - [IR] Don't store switch case values as operands
via llvm-commits
- [llvm] [InstCombine] Avoid constant folding of different FP types in FCMP (PR #171878)
Joel Fuentes via llvm-commits
- [llvm] 3142e3a - [HLSL] Implement ddx and ddy HLSL intrinsics (#168887)
via llvm-commits
- [llvm] Move SI Lower Control Flow Up (PR #159557)
Konstantin Zhuravlyov via llvm-commits
- [llvm] [FunctionLoweringInfo] Remove unnecesary check for isVectorTy after isIntegerTy. NFC (PR #171880)
Craig Topper via llvm-commits
- [clang] [llvm] Reland "[DebugMetadata][DwarfDebug] Support function-local types in lexical block scopes (4/7)" (PR #165032)
Vladislav Dzhidzhoev via llvm-commits
- [llvm] 5eb2ec2 - InstCombine: Fold ldexp with constant exponent to fmul (#171731)
via llvm-commits
- [clang] [llvm] [llvm][clang] Sandbox filesystem reads (PR #165350)
Ben Langmuir via llvm-commits
- [llvm] [InstCombine] Fold `(trunc X)` into `X & Mask` inside `decomposeBitTestICmp` (PR #171195)
Tirthankar Mazumder via llvm-commits
- [lld] [lld][MachO] Add --lto-emit-llvm command line option (PR #170355)
Tarun Prabhu via llvm-commits
- [llvm] [bazel] Port c22d82a1d43465912edeb0f67929245f40a8a822 (PR #171885)
Aiden Grossman via llvm-commits
- [llvm] 8d59cca - [lldb] Add WebAssembly platform (#171507)
via llvm-commits
- [llvm] [SPIRV] Restrict OpName generation to major values (PR #171886)
Steven Perron via llvm-commits
- [llvm] 854ef8d - [AMDGPU][GlobalISel] Add RegBankLegalize support for G_FSUB (#171244)
via llvm-commits
- [llvm] [LoopFusion] Simplifying the legality checks (PR #171889)
Alireza Torabian via llvm-commits
- [compiler-rt] [sanitizer_common] [Darwin] Add inline frame support for AtosSymbolizer (PR #170815)
Mariusz Borsa via llvm-commits
- [llvm] [SPIRV] Change how to detect OpenCL/Vulkan Env and update tests accordingly. (PR #129689)
Steven Perron via llvm-commits
- [llvm] [FunctionLoweringInfo] Use KnownBits::intersectWith. NFC (PR #171893)
Matt Arsenault via llvm-commits
- [llvm] fix `llvm.fma.f16` double rounding issue when there is no native support (PR #171904)
Folkert de Vries via llvm-commits
- [llvm] 757c5b3 - Revert "InstCombine: Fold ldexp with constant exponent to fmul" (#171895)
via llvm-commits
- [llvm] Revert "InstCombine: Fold ldexp with constant exponent to fmul" (PR #171895)
Matt Arsenault via llvm-commits
- [clang] [llvm] [X86] Remove rest of AMX-TRANSPOSE (PR #171906)
Mikołaj Piróg via llvm-commits
- [flang] [llvm] [flang][OpenMP] Use StylizedInstance in converted clauses (PR #171907)
Krzysztof Parzyszek via llvm-commits
- [llvm] 98a8072 - [FunctionLoweringInfo] Remove unnecesary check for isVectorTy when isIntegerTy is true. NFC (#171880)
via llvm-commits
- [llvm] 3e414b9 - [FunctionLoweringInfo] Use KnownBits::intersectWith. NFC (#171893)
via llvm-commits
- [llvm] [BOLT][AArch64] Tweak heuristics for epilogue recognition (PR #169584)
YongKang Zhu via llvm-commits
- [llvm] 20cc9fe - [RISCV] Remove now unused ixlenimm Operand. NFC (#171896)
via llvm-commits
- [llvm] [RISCV] Remove now unused ixlenimm Operand. NFC (PR #171896)
Craig Topper via llvm-commits
- [compiler-rt] [tsan] Export __cxa_guard_ interceptors from TSan runtime. (PR #171921)
Alexey Samsonov via llvm-commits
- [compiler-rt] [llvm] [AArch64] Extend Windows CPU feature detection with more features. (PR #171930)
Eli Friedman via llvm-commits
- [compiler-rt] [Sanitizer] show configure.log for libz build (PR #171932)
Florian Mayer via llvm-commits
- [llvm] [NVPTX] Fixup and refactor brx.idx support (PR #171933)
Alex MacLean via llvm-commits
- [llvm] [VectorCombine] foldShuffleOfBinops - failure to track OperandValueInfo (PR #171934)
Kavin Gnanapandithan via llvm-commits
- [llvm] [llvm][clang] Enable IO sandbox for assert builds (PR #171935)
Jan Svoboda via llvm-commits
- [llvm] [bazel] Port 8e999e3d7857ce131d03bab4fd5c42b0e8edd980 (PR #171946)
Aiden Grossman via llvm-commits
- [llvm] b0d3405 - SROA: Recognize llvm.protected.field.ptr intrinsics.
via llvm-commits
- [clang] [lld] [llvm] SROA: Recognize llvm.protected.field.ptr intrinsics. (PR #151650)
Peter Collingbourne via llvm-commits
- [llvm] 9d5403c - [RISCV] Fix incorrect chapter number in comments in RISCVSchedSpacemitX60.td. (#171765)
via llvm-commits
- [llvm] [RISCV] Use VMV0 instead of VMaskOp in masked vector pseudoinstructions. NFC (PR #171924)
Pengcheng Wang via llvm-commits
- [llvm] [RISCV] Add an OperandType to VMaskOp. NFC (PR #171926)
Pengcheng Wang via llvm-commits
- [llvm] [RISCV] Pre-commit RVV instructions to the Ands45 scheduling model and tests (PR #171954)
Jim Lin via llvm-commits
- [llvm] [RISCV] Implement RVV scheduling model for andes 45 series processor. (PR #167821)
Jim Lin via llvm-commits
- [llvm] [IR] Optimize PHINode::removeIncomingValueIf() using two-pointer (PR #171961)
Mingjie Xu via llvm-commits
- [llvm] [WinEH] Remove incoming values in the reverse order in UpdatePHIOnClonedBlock (NFC) (PR #171962)
Mingjie Xu via llvm-commits
- [llvm] [CloneFunciton] Optimize PHI incoming value removal using reverse iteration (NFC) (PR #171955)
Mingjie Xu via llvm-commits
- [llvm] [CodeExtractor] Optimize PHI incoming value removal using reverse iteration (NFC) (PR #171956)
Mingjie Xu via llvm-commits
- [llvm] [LoopRotate] Simplify PHINode::removeIncomingValue usage (NFC) (PR #171958)
Mingjie Xu via llvm-commits
- [llvm] [ARM][MVE] Avoid `PHINode::removeIncomingValue()` with `PHINode::setIncomingValue()` and `PHINode::setIncomingBlock()` (NFC) (PR #171960)
Mingjie Xu via llvm-commits
- [llvm] Group the InstrumentationTests target with other LLVM unit test targe… (PR #170041)
Pavel Samolysov via llvm-commits
- [llvm] 8deb422 - [RISCV] Use VMV0 instead of VMaskOp in masked vector pseudoinstructions. NFC (#171924)
via llvm-commits
- [llvm] cea9813 - [RISCV] Add an OperandType to VMaskOp. NFC (#171926)
via llvm-commits
- [llvm] [RISCV] Use OPERAND_MEMORY as the OperandType for CVrr. NFC (PR #171967)
Craig Topper via llvm-commits
- [compiler-rt] cdfdb06 - [TSan] Zero-initialize Trace.local_head
via llvm-commits
- [llvm] c3e7a1a - [NFC][PowerPC] Optimize vector compares for not equal to non zero vectors (#171635)
via llvm-commits
- [llvm] [RISCV] Add OperandType to tsimm5 used by Xsfvcp. (PR #171964)
Pengcheng Wang via llvm-commits
- [llvm] 618b874 - [RISCV] Add OperandType to tsimm5 used by Xsfvcp. (#171964)
via llvm-commits
- [llvm] f0bec9e - [RISCV] Use OPERAND_MEMORY as the OperandType for CVrr. NFC (#171967)
via llvm-commits
- [llvm] 7275817 - [TableGen] Improve generated comments for RegClassByHwMode tables
via llvm-commits
- [compiler-rt] Change linkage for friendship with modules (PR #166399)
Sergey Chebotarev via llvm-commits
- [llvm] Insert symbols for prefetch targets read from basic blocks section profile. (PR #168439)
Sriraman Tallam via llvm-commits
- [clang] [llvm] [clang][driver][darwin] Base the system prefix on the SDK, not the target (PR #171970)
Ian Anderson via llvm-commits
- [llvm] 43a4442 - [ExpandFp] Fix incorrect ConstantInt construction (#171861)
via llvm-commits
- [llvm] 294fb60 - [SandboxIR] Fix ConstantInt::get() for vector types (#171852)
via llvm-commits
- [llvm] d0d8359 - [InstSimplify] Remove redundant icmp+ptrtoint fold (#171807)
via llvm-commits
- [llvm] [IR] Optimzie PHINode::removeIncomingValue() by swapping with the last of incoming value. (PR #171963)
Mingjie Xu via llvm-commits
- [llvm] 64dfc26 - [Mips] Support "$sp" named register (#171793)
via llvm-commits
- [llvm] [AMDGPU][InsertWaitCnts][NFC] Merge VMEM_ACCESS and VMEM_READ_ACCESS into a single event type (PR #171973)
Pankaj Dwivedi via llvm-commits
- [llvm] [AMDGPU][InsertWaitCnts] Optimize loadcnt insertion at function boundaries (PR #169647)
Pankaj Dwivedi via llvm-commits
- [llvm] 5bc7b9d - [llvm][dwarfdump] Print the name (if available) of entities referenced by DW_AT_import (#171859)
via llvm-commits
- [llvm] [docs] Point to `git bisect --first-parent` (PR #171728)
Hans Wennborg via llvm-commits
- [llvm] b492b35 - [LoopInterchange] Motivating example for interchange. NFC. (#171631)
via llvm-commits
- [llvm] 025d0c0 - (reland) [AMDGPU][SIInsertWaitCnts] Use RegUnits-based tracking (#162077) (#171779)
via llvm-commits
- [llvm] 19e1011 - [SelectionDAG] Fix unsafe cases for loop.dependence.{war/raw}.mask (#168565)
via llvm-commits
- [llvm] InstCombine: Add more ldexp by constant tests (PR #171976)
Matt Arsenault via llvm-commits
- [llvm] [GVN][PGO] Skip GVN if entry BlockFreq is 0 (PR #166336)
Nikita Popov via llvm-commits
- [llvm] 71c3acb - [Analysis][AArch64] Add cost model for loop.dependence.{war/raw}.mask (#167551)
via llvm-commits
- [llvm] [X86] combineBitcastvxi1 - prefer movmsk for i32 truncate (PR #171980)
via llvm-commits
- [llvm] [AArch64] Support lowering smaller than legal LOOP_DEP_MASKs to whilewr/rw (PR #171982)
Benjamin Maxwell via llvm-commits
- [llvm] 1d7bfb7 - [SafeStack] Use getSigned() for negative value
Nikita Popov via llvm-commits
- [llvm] 89c37fe - [WPD] Use getSigned() for offset
Nikita Popov via llvm-commits
- [llvm] 123d4d9 - [AMGGPUInstCombine] Use getSigned() for frexp exponent
Nikita Popov via llvm-commits
- [clang-tools-extra] [llvm] [CIR][X86] Implement convert_half builtins (PR #171615)
Priyanshu Kumar via llvm-commits
- [llvm] [BOLT] Synchronize BBHashMap and YamlBBs in BAT mode (PR #145124)
Jinjie Huang via llvm-commits
- [llvm] [CloneFunction] Optimize PHI incoming value removal using reverse iteration (NFC) (PR #171955)
Matt Arsenault via llvm-commits
- [llvm] 04ce013 - Reapply "[llvm][lit] Add option to run only the failed tests" (#171588)
via llvm-commits
- [llvm] [AMDGPU] Add DS loop wait optimization infrastructure (1/4) (PR #171942)
Matt Arsenault via llvm-commits
- [llvm] [llvm-symbolizer] Recognize and symbolize archive members (PR #150401)
via llvm-commits
- [llvm] [CodeGen][NPM] Add support for -print-regusage in New Pass Manager (PR #169761)
Matt Arsenault via llvm-commits
- [clang] [llvm] [IR] Optimzie PHINode::removeIncomingValue() by swapping with the last of incoming value. (PR #171963)
Mingjie Xu via llvm-commits
- [llvm] [InstSimplify] Drop redundant icmp(ptrtoint, const) fold (PR #171988)
Nikita Popov via llvm-commits
- [llvm] [VectorCombine] Prevent redundant cost computation for repeated operand pairs in foldShuffleOfIntrinsics (PR #171965)
Simon Pilgrim via llvm-commits
- [llvm] [LangRef] Fix inequalities and add examples for `loop.dependence.*.mask` (PR #170861)
Benjamin Maxwell via llvm-commits
- [llvm] [DA] Add test where inferDomainOfAffine causes overflow (PR #171990)
Ryotaro Kasuga via llvm-commits
- [llvm] 54744bc - [LLVM][AArch64] Add "u" variants of sve.[s,u]hsub intrinsics (#170894)
via llvm-commits
- [llvm] [RFC] [compiler-rt] make MSan up to 20x faster on AMD CPUs (PR #171993)
Azat Khuzhin via llvm-commits
- [llvm] [InstSimplify] Support ptrtoaddr in simplifyICmpInst() (PR #171985)
Nikita Popov via llvm-commits
- [llvm] [VPlanValue] Introduce hasOneUser(). nfc (PR #170826)
Graham Hunter via llvm-commits
- [llvm] [OpenMP][Offload] Revert format of changed messages (PR #171995)
Alex Duran via llvm-commits
- [llvm] 975bda0 - InstCombine: Add more ldexp by constant tests (#171976)
via llvm-commits
- [llvm] Reapply "InstCombine: Fold ldexp with constant exponent to fmul" (#171895) (PR #171977)
Matt Arsenault via llvm-commits
- [llvm] 6e47d4e - Reapply "InstCombine: Fold ldexp with constant exponent to fmul" (#171895) (#171977)
via llvm-commits
- [llvm] 81a75b1 - [X86] Remove rest of AMX-TRANSPOSE (#171906)
via llvm-commits
- [llvm] [JITLink] Add GOT indirection optimization for SystemZ (PR #171919)
Ulrich Weigand via llvm-commits
- [llvm] [AArch64] Inline asm v0-v31 are scalar when having less than 64-bit capacity (PR #169930)
Alexey Merzlyakov via llvm-commits
- [llvm] 87b3bf5 - ValueTracking: Add baseline test for fpclass handling of amdgcn.rsq (#171836)
via llvm-commits
- [llvm] ValueTracking: Handle amdgcn.rsq intrinsic in computeKnownFPClass (PR #171837)
Matt Arsenault via llvm-commits
- [llvm] [AArch64] Sink fneg instruction to unlock fmls combine (PR #172000)
Valeriy Savchenko via llvm-commits
- [llvm] e151434 - [AMDGPU][InsertWaitCnts][NFC] Merge VMEM_ACCESS and VMEM_READ_ACCESS into a single event type (#171973)
via llvm-commits
- [llvm] [LLVM][CMake] Build examples for llvm-test-depends (PR #171998)
Alexis Engelke via llvm-commits
- [llvm] [X86] Add bf16 support to isFMAFasterThanFMulAndFAdd for basic FMA optimizations (PR #172006)
via llvm-commits
- [llvm] Reland "AMDGPU/PromoteAlloca: Always use i32 for indexing (#170511)" (PR #170956)
via llvm-commits
- [llvm] 66601d8 - [gn] port 4c6aa8fd8abe7e4f0 (clang/Analysis/Scalable)
Nico Weber via llvm-commits
- [llvm] 234c414 - [gn] "port" 8e999e3d7857 (LLVM_ENABLE_IO_SANDBOX)
Nico Weber via llvm-commits
- [llvm] [VPlan] Transform VPFirstOrderRecurrencePHIRecipe into concrete recipes (PR #172009)
Mel Chen via llvm-commits
- [llvm] eb98089 - [llvm-objcopy] Allow -p on COFF targets (#171237)
via llvm-commits
- [llvm] [DA] Add test for GCD MIV misses dependency due to overflow (NFC) (PR #172002)
Ryotaro Kasuga via llvm-commits
- [llvm] ffac200 - [gn] port 4e9e7c5816bc1
Nico Weber via llvm-commits
- [llvm] 099985f - [gn] port 3d1f04425a8fe
Nico Weber via llvm-commits
- [llvm] 1451f3d - [flang][OpenMP] Use StylizedInstance in converted clauses (#171907)
via llvm-commits
- [llvm] [LangRef] Clarify specification for float min/max operations (PR #172012)
Nikita Popov via llvm-commits
- [llvm] [AMDGPU] Add missing cases for V_INDIRECT_REG_{READ/WRITE}_GPR_IDX and V/S_INDIRECT_REG_WRITE_MOVREL (PR #171835)
Matt Arsenault via llvm-commits
- [llvm] 42defcd - [gn build] Port 48d942c7158a
LLVM GN Syncbot via llvm-commits
- [llvm] [X86] combineHorizOpWithShuffle - ensure we handle undef elements from widened shuffle (PR #172014)
Simon Pilgrim via llvm-commits
- [llvm] AMDGPU: Add register bank legalize rules for amdgcn_icmp, amdgcn_fcmp and amdgcn_ballot. (PR #172017)
via llvm-commits
- [llvm] [DA] batch delinearization (PR #170519)
Ryotaro Kasuga via llvm-commits
- [llvm] 95e6d23 - [X86] combineHorizOpWithShuffle - ensure we handle undef elements from widened shuffle (#172014)
via llvm-commits
- [llvm] 7a43921 - [AArch64][SVE] Fix -msve-vector-bits=256 fixed width vector crash (#171776)
via llvm-commits
- [llvm] [InstCombine] Add combines for unsigned comparison of absolute value to constant (PR #172021)
Nathan Corbyn via llvm-commits
- [lld] [llvm] [Coverage][WebAssembly] Keep InstrProf segments during gc (PR #172023)
via llvm-commits
- [clang] [llvm] [AArch64][llvm] Add intrinsics for SVE BFSCALE (PR #172025)
Jonathan Thackray via llvm-commits
- [llvm] 55c0e2e - [AMDGPU] Add missing cases for V_INDIRECT_REG_{READ/WRITE}_GPR_IDX and V/S_INDIRECT_REG_WRITE_MOVREL (#171835)
via llvm-commits
- [llvm] Reapply "[AMDGPU][SDAG] Add missing cases for SI_INDIRECT_SRC/DST (#170323) (PR #171838)
Juan Manuel Martinez Caamaño via llvm-commits
- [llvm] 44c0469 - ValueTracking: Handle amdgcn.rsq intrinsic in computeKnownFPClass (#171837)
via llvm-commits
- [llvm] [LowerAllowCheck] Move tests to Transforms/LowerAllowCheck (PR #172028)
Marco Elver via llvm-commits
- [compiler-rt] [scudo] Add an option to zero memory on deallocation. (PR #142394)
via llvm-commits
- [flang] [llvm] [flang][OpenMP] Implement COMBINER clause (PR #172036)
Krzysztof Parzyszek via llvm-commits
- [flang] [llvm] [flang] improve compatibility with mingw headers (PR #172041)
Jameson Nash via llvm-commits
- [llvm] [X86] Cleanup check prefixes for any/zero_extend_vector_inreg_of_broadcast_from_memory.ll tests (PR #172043)
Simon Pilgrim via llvm-commits
- [llvm] ff3dcd0 - [GlobalOpt][profcheck] Mark as `unknown` the branch weights of global shrunk to boolean (#171530)
via llvm-commits
- [llvm] [SDAG] fix miss opt: shl nuw + zext adds unnecessary masking (PR #172046)
via llvm-commits
- [llvm] [AMDGPU][GlobalISel] Add register bank legalization for buffer_load byte and short (PR #167798)
LLVM Continuous Integration via llvm-commits
- [llvm] [Analysis] Enhance alignment propagation in computeKnownBits. (PR #171828)
Yingwei Zheng via llvm-commits
- [clang] [llvm] [ImmutableSet] Optimize add/remove operations to avoid redundant tree modifications (PR #159845)
Arseniy Zaostrovnykh via llvm-commits
- [llvm] b880428 - [X86] Cleanup check prefixes for any/zero_extend_vector_inreg_of_broadcast_from_memory.ll tests (#172043)
via llvm-commits
- [llvm] AMDGPU: Fix selection failure on bf16 inverse sqrt (PR #172044)
Shilei Tian via llvm-commits
- [llvm] 2af693b - AMDGPU: Fix selection failure on bf16 inverse sqrt (#172044)
via llvm-commits
- [llvm] [AMDGPU] Add regbankselect rules for G_ICMP/G_FCMP (PR #172048)
Anshil Gandhi via llvm-commits
- [llvm] [AMDGPU][DAGCombiner][GlobalISel] Prevent FMA contraction when multiply cannot be eliminated (PR #169735)
Adel Ejjeh via llvm-commits
- [llvm] matrix mul and transpose (PR #172050)
Steven Perron via llvm-commits
- [llvm] [InferAttrs] malloc-family libcalls may write `errnomem` location (PR #164382)
Antonio Frighetto via llvm-commits
- [llvm] [X86] EltsFromConsecutiveLoads - attempt to match consecutive truncated loads (PR #172051)
Simon Pilgrim via llvm-commits
- [llvm] 4ca2cae - [HLSL] Implement ddx/ddy_fine intrinsics (#168874)
via llvm-commits
- [llvm] b8816a4 - Revert "[AMDGPU][GlobalISel] Add register bank legalization for buffer_load byte and short (#167798)"
Aiden Grossman via llvm-commits
- [llvm] AMDGPU: Add baseline tests for f64 rsq pattern handling (PR #172052)
Matt Arsenault via llvm-commits
- [clang] [llvm] [win][x64] Fix import call optimization for calls to dllimports and global function pointers (PR #160604)
Daniel Paoliello via llvm-commits
- [llvm] [X86] Add rewrite pattern for SSE41/AVX1 roundss/sd + blendps/pd (PR #172056)
Gergo Stomfai via llvm-commits
- [llvm] [AMDGPU] Schedule independent instruction between s_barrier_signal and s_barrier_wait (PR #172057)
Dark Steve via llvm-commits
- [llvm] 5cdb757 - [Delinearization] Remove `isKnownNonNegative` (#171817)
via llvm-commits
- [llvm] [bazel] Port 568ce76c6e8134ab9b631e357c134091d2fd4aa8 (PR #172059)
Aiden Grossman via llvm-commits
- [llvm] Refactor Bitset to Be More Constexpr-Usable and Add More Member Functions (PR #172062)
Jiachen Yuan via llvm-commits
- [llvm] [DAG] SDPatternMatch - Replaced runtime data structures with lengths known at compile time (PR #172064)
Artur Bermond Torres via llvm-commits
- [llvm] ef21740 - [LoopPeel] Check for onlyAccessesInaccessibleMemory instead of llvm.assume in peelToTurnInvariantLoadsDereferenceable. (#171910)
via llvm-commits
- [llvm] [LoopPeel] Check for onlyAccessesInaccessibleMemory instead of llvm.assume in peelToTurnInvariantLoadsDereferenceable. (PR #171910)
Craig Topper via llvm-commits
- [llvm] [Reland][AMDGPU][GlobalISel] Add register bank legalization for buffer_load byte and short (PR #172065)
Syadus Sefat via llvm-commits
- [llvm] 6853597 - [Delinearization] Fix unused variable from 5cdb757
Aiden Grossman via llvm-commits
- [llvm] [DAG] Combine manual reciprocal square root refinement into FRSQRTS. (PR #172067)
Julian Nagele via llvm-commits
- [llvm] [AMDGPU] Add DSE pass during CodeGenPrepare (PR #172069)
Gang Chen via llvm-commits
- [llvm] 112a612 - Fixes non-functional changes found static analyzer (#171197)
via llvm-commits
- [llvm] Fixes non-functional changes found static analyzer (PR #171197)
Matt Arsenault via llvm-commits
- [llvm] [AArch64][GlobalISel] Fix vector lrint/llrint fallbacks (PR #170814)
Matt Arsenault via llvm-commits
- [llvm] 76c3eed - [AArch64][GlobalISel] Fix vector lrint/llrint fallbacks (#170814)
via llvm-commits
- [llvm] e0e5b6e - [GISel][Inlineasm] Support inlineasm i/s constraint for symbols (#170094)
via llvm-commits
- [llvm] [GISel][Inlineasm] Support inlineasm i/s constraint for symbols (PR #170094)
Matt Arsenault via llvm-commits
- [llvm] d901485 - [Mips] Add compact branch patterns for MipsR6 (#171131)
via llvm-commits
- [llvm] [bazel] Port d107b3c82a7abd1a6a0e2900e8cd01e2a7c46748 (PR #172077)
Aiden Grossman via llvm-commits
- [llvm] 0603d4a - Fix misprint in computeKnownFPClass in GISelValueTracking.cpp (#171566)
via llvm-commits
- [clang] [llvm] [RISCV] Intrinsic Support for RISC-V P extension (PR #157044)
Craig Topper via llvm-commits
- [llvm] [PowerPC] Add type checking for DMF insert 512 (PR #172078)
via llvm-commits
- [flang] [llvm] [OpenMP] Define remaining OpenMP 6.0 clauses, add flang skeleton (PR #172080)
Krzysztof Parzyszek via llvm-commits
- [llvm] 9bc38df - [LoopFusion] Simplifying the legality checks (#171889)
via llvm-commits
- [llvm] [PowerPC] set libcall lowering for fp setcc ops on SPE boards (PR #153238)
via llvm-commits
- [llvm] [SelectionDAG] Support integer types with multiple registers in ComputePHILiveOutRegInfo. (PR #172081)
Craig Topper via llvm-commits
- [llvm] f3c1645 - [Reland][AMDGPU][GlobalISel] Add register bank legalization for buffer_load byte and short (#172065)
via llvm-commits
- [llvm] [DAGCombiner] Handle type-promoted constants in UDIV lowering (PR #169491)
Valeriy Savchenko via llvm-commits
- [lld] lld: Add initial support for GNU LTO format (PR #157175)
Tulio Magno Quites Machado Filho via llvm-commits
- [llvm] [AMDGPU] Extend getMemOperandAACheckLimit (PR #172084)
Gang Chen via llvm-commits
- [clang] [compiler-rt] Add SignalSanitizer (PR #172086)
Ben Kallus via llvm-commits
- [llvm] 0171e88 - [VPlan] Strip stray whitespace when printing VPWidenIntOrFpInduction.
Florian Hahn via llvm-commits
- [llvm] [llvm][utils] Add a script to use PRs over pushing to main (PR #166473)
Paul Kirth via llvm-commits
- [llvm] 333ee93 - [LV] Update stale comment after 4e05d702f02a. (NFC)
Florian Hahn via llvm-commits
- [llvm] [flang][runtime] Debug PRINT *, "HI" on GPU (PR #172087)
Peter Klausler via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] [VPlan] Create header phis once, after constructing VPlan0 (NFC). (PR #168291)
Florian Hahn via llvm-commits
- [llvm] e6e3f94 - [VPlan] Re-add clarifying comment regarding part to extract. (NFC)
Florian Hahn via llvm-commits
- [llvm] [flang][runtime] Clean up C++ style & usage (PR #170227)
Peter Klausler via llvm-commits
- [llvm] 54ae122 - VectorCombine: Fold chains of shuffles fed by length-changing shuffles (#168819)
via llvm-commits
- [llvm] VectorCombine: Improve the insert/extract fold in the narrowing case (PR #168820)
Nicolai Hähnle via llvm-commits
- [clang] [llvm] AMDGPU: Add builtin/intrinsic global_(load|store)_b128 (PR #172090)
via llvm-commits
- [clang] [flang] [llvm] Fix/172049 loop vectorize sigfpe (PR #172094)
Priyanshu Singh via llvm-commits
- [llvm] [FastISel] Don't select a CallInst as a BasicBlock in the SelectionDAG fallback if it has bundled ops (PR #162895)
Daniel Paoliello via llvm-commits
- [llvm] [AMDGPU][GlobalISel] Add RegBankLegalize support for G_BITREVERSE (PR #172101)
via llvm-commits
- [llvm] [AMDGPU] Hoist s_set_vgpr_msb past SALU control instructions (PR #172108)
Stanislav Mekhanoshin via llvm-commits
- [lld] [lld][WebAssembly] Add new __rodata_end symbol (PR #172102)
Sam Clegg via llvm-commits
- [lld] [lld][WebAssembly] Add new __rodata_start/__rodata_end symbols (PR #172102)
Sam Clegg via llvm-commits
- [llvm] [SelectionDAG] Remove single quote around GET_ROUNDING in doxygen comment in ISDOPcode.h. NFC (PR #172114)
Craig Topper via llvm-commits
- [llvm] [AMDGPU] Hoist s_set_vgpr_msb past SALU program state instructions (PR #172108)
Jeffrey Byrnes via llvm-commits
- [llvm] [ADT] Only call reserve on empty containers in append_values (PR #172109)
Krzysztof Drewniak via llvm-commits
- [clang] [flang] [llvm] Fix/172104 clang cl simd intrinsics (PR #172116)
Valentin Clement バレンタイン クレメン via llvm-commits
- [llvm] e45241a - [AMDGPU] Hoist s_set_vgpr_msb past SALU program state instructions (#172108)
via llvm-commits
- [llvm] [Github][CI] Introduce `doc8` to `code-lint-helper.py` (PR #172123)
via llvm-commits
- [llvm] [LLVM] InstCount pass added when enabling stats (PR #171658)
Iñaki V Arrechea via llvm-commits
- [llvm] 9483353 - [SelectionDAG] Remove single quote around GET_ROUNDING in doxygen comment in ISDOPcode.h. NFC (#172114)
via llvm-commits
- [llvm] [CMake] Set LLVM_USE_LINKER for external projects when using lld (PR #170401)
Zachary Fogg via llvm-commits
- [llvm] [orc-rt] Refactor ErrorHandlerTraits to use CallableTraitsHelper. (PR #172126)
Lang Hames via llvm-commits
- [llvm] Precommit test for PR #172046 (PR #172127)
via llvm-commits
- [llvm] [BOLT] Introduce BinaryFunctionListType. NFC (PR #172128)
Maksim Panchenko via llvm-commits
- [llvm] [orc-rt] Add build options for EH and RTTI, and a config.h header. (PR #172129)
Lang Hames via llvm-commits
- [llvm] e7c652b - [gn build] Port e0379b8f91e5
LLVM GN Syncbot via llvm-commits
- [llvm] NFC - Refactoring llvm-ir2vec.cpp for better separation of concerns in the Tooling classes (PR #170078)
Nishant Sachdeva via llvm-commits
- [clang] [llvm] Fix/172104 clang cl simd intrinsics (PR #172116)
Priyanshu Singh via llvm-commits
- [llvm] [AMDGPU][SIInsertWaitcnt] Implement Waitcnt Expansion for Profiling (PR #169345)
Pankaj Dwivedi via llvm-commits
- [llvm] [AMDGPU][SIInsertWaitCnt] Optimize loadcnt insertion at function boundaries (PR #169647)
Pankaj Dwivedi via llvm-commits
- [llvm] [PowerPC] Fix XXPERMDI peephole and ISEL LiveVariables bugs (PR #172122)
Hongyu Chen via llvm-commits
- [llvm] c81d449 - [LLVM][CMake] Build examples for llvm-test-depends
via llvm-commits
- [llvm] Test assert zext (PR #172138)
via llvm-commits
- [flang] [libcxx] [llvm] [libc++] Implement adjacent_view (PR #165089)
via llvm-commits
- [clang] [llvm] [CodeGen][KCFI] Allow setting type hash from xxHash64 to FNV-1a (PR #167254)
Fangrui Song via llvm-commits
- [llvm] [MC][X86/M68k] Emit syntax directive for AT&T (PR #167234)
Fangrui Song via llvm-commits
- [llvm] Resolving #171877 (PR #172139)
Ron Xavier via llvm-commits
- [compiler-rt] [llvm] Revert: check-builtins target for LLVM_ENABLE_RUNTIMES (PR #171940)
LLVM Continuous Integration via llvm-commits
- [llvm] [LLVM][Examples] Fix test requirements (PR #172140)
Alexis Engelke via llvm-commits
- [llvm] b5019c2 - [LLVM][Examples] Fix test requirements
via llvm-commits
- [llvm] [InferAddressSpaces] Initialize op(uninit const, uninit const, ...) -> flat (PR #172143)
Hongyu Chen via llvm-commits
- [llvm] [InferAddressSpaces] Initialize op(uninit const, uninit const, ...) -> flat (PR #172143)
via llvm-commits
- [llvm] [InferAddressSpaces] Initialize op(uninit const, uninit const, ...) -> flat (PR #172143)
via llvm-commits
- [llvm] [InferAddressSpaces] Initialize op(uninit const, uninit const, ...) -> flat (PR #172143)
Wenju He via llvm-commits
- [llvm] [InferAddressSpaces] Initialize op(uninit const, uninit const, ...) -> flat (PR #172143)
Wenju He via llvm-commits
- [llvm] [InferAddressSpaces] Initialize op(uninit const, uninit const, ...) -> flat (PR #172143)
Wenju He via llvm-commits
- [llvm] [InferAddressSpaces] Initialize op(uninit const, uninit const, ...) -> flat (PR #172143)
Wenju He via llvm-commits
- [llvm] [LLVM][Examples][Cygwin] Exclude examples that are not built from test dependencies (PR #172145)
Tomohiro Kashiwada via llvm-commits
- [llvm] [LLVM][Example] More test feature fixes for s390 and RISC-V (PR #172147)
Alexis Engelke via llvm-commits
- [llvm] 9f5c963 - [LLVM][Example] More test feature fixes for s390 and RISC-V
via llvm-commits
- [llvm] bea172c - [AArch64][GlobalISel] Fix incorrect codegen for FPR16/FPR8 to GPR copies (#171499)
via llvm-commits
- [llvm] DAG: Use the LibcallImpl to get calling conv in ExpandDivRemLibCall (PR #172152)
Matt Arsenault via llvm-commits
- [llvm] AArch64: Optimize memmove for non-power-of-two sizes (PR #168633)
David Green via llvm-commits
- [llvm] [SelectOptimize] Respect optnone (PR #170858)
via llvm-commits
- [llvm] [LangRef] asm clobber constrains: '~memory' allows reads and synchronization (PR #150191)
Ralf Jung via llvm-commits
- [llvm] 0b64dc9 - [LLVM][Examples][Cygwin] Exclude examples that are not built from test dependencies (#172145)
via llvm-commits
- [llvm] d8b03f2 - DAG: Use the LibcallImpl to get calling conv in ExpandDivRemLibCall (#172152)
via llvm-commits
- [llvm] [orc-rt] Ensure EH/RTTI=On overrides LLVM opts, applies to unit tests. (PR #172155)
Lang Hames via llvm-commits
- [llvm] 4ea8157 - Revert "[VPlan] Remove legacy costing inside VPBlendRecipe::computeCost (#171846)"
Luke Lau via llvm-commits
- [llvm] [mlir] [mlir][Affine] Fix vector fusion legality and buffer sizing (PR #167229)
via llvm-commits
- [llvm] [InstCombine] Fix #163110: Fold icmp (shl X, L), (add (shl Y, L), 1<<L) to icmp X, (Y + 1) (PR #165975)
via llvm-commits
- [llvm] assertalign (PR #172161)
via llvm-commits
- [llvm] 249acb6 - [LLVM][Examples] Disable tests on AIX
Alexis Engelke via llvm-commits
- [llvm] 96891b7 - [X86] EltsFromConsecutiveLoads - attempt to match consecutive truncated loads (#172051)
via llvm-commits
- [lld] [llvm] [lld][MachO] Follow-up to use madvise() for threaded file page-in. (PR #157917)
John Holdsworth via llvm-commits
- [llvm] [GitHub][CI] Drop manual build of universal-ctags from abi container (PR #172096)
Tom Stellard via llvm-commits
- [llvm] [workflows] Use -g instead of -g1 for the abi tests (PR #133968)
Tom Stellard via llvm-commits
- [llvm] [workflows] Remove custom CXXFLAGS for the abi tests (PR #133968)
Tom Stellard via llvm-commits
- [llvm] llvm/cmake/config.guess: add support for e2k (Elbrus-2000) (PR #162460)
Gleb Popov via llvm-commits
- [llvm] fa1dceb - [DebugInfo][DWARF] Allow memory locations in DW_AT_call_target expressions (#171183)
via llvm-commits
- [llvm] [DebugInfo][DWARF] Use DW_AT_call_target_clobbered for exprs with volatile regs (PR #172167)
Orlando Cazalet-Hyams via llvm-commits
- [llvm] a523ee6 - llvm/cmake/config.guess: add support for e2k (Elbrus-2000) (#162460)
via llvm-commits
- [llvm] DAG: Make more use of the LibcallImpl overload of getExternalSymbol (PR #172171)
Matt Arsenault via llvm-commits
- [llvm] 2490bb7 - [ADT] Only call reserve on empty containers in append_values (#172109)
via llvm-commits
- [llvm] b2d9356 - DAG: Make more use of the LibcallImpl overload of getExternalSymbol (#172171)
via llvm-commits
- [llvm] [BOLT] Introduce getOutputBinaryFunctions(). NFCI (PR #172174)
Maksim Panchenko via llvm-commits
- [llvm] ADT: Improve DenseMap documentation for insertion APIs (PR #172177)
via llvm-commits
- [llvm] 0cdc1b6 - [SelectionDAG] Support integer types with multiple registers in ComputePHILiveOutRegInfo. (#172081)
via llvm-commits
- [llvm] [VPlan] Replace UnrollPart for VPScalarIVSteps with start index op (NFC) (PR #170906)
Florian Hahn via llvm-commits
- [llvm] [SelectionDAG] Consistently use doxygen comments in the NodeType enum. NFC (PR #172178)
Craig Topper via llvm-commits
- [llvm] [VPlan] Replace BranchOnCount with Compare + BranchOnCond (NFC). (PR #172181)
Florian Hahn via llvm-commits
- [llvm] workflows: Remove pr-request-release-note (PR #172182)
Tom Stellard via llvm-commits
- [llvm] [VPlan] Replicate VPScalarIVStepsRecipe by VF outside replicate regions. (PR #170053)
Florian Hahn via llvm-commits
- [llvm] a99a982 - [LV] Add test coverage for remark for unprofitable RT checks.
Florian Hahn via llvm-commits
- [llvm] AArch64: Use AArch64InstrInfo instead of base class in frame lowering (PR #172183)
Matt Arsenault via llvm-commits
- [llvm] 1672767 - AArch64: Use AArch64InstrInfo instead of base class in frame lowering (#172183)
via llvm-commits
- [llvm] [VectorTypeUtil] Support struct return types for widen intrinsics (NFC). (PR #165218)
Shih-Po Hung via llvm-commits
- [llvm] [WinEH] Use removeIncomingValueIf() in UpdatePHIOnClonedBlock() (NFC) (PR #171962)
Mingjie Xu via llvm-commits
- [llvm] 681dbf9 - [WinEH] Use removeIncomingValueIf() in UpdatePHIOnClonedBlock() (NFC) (#171962)
via llvm-commits
- [llvm] 1156629 - [ARM][MVE] Avoid `PHINode::removeIncomingValue()` with `PHINode::setIncomingValue()` and `PHINode::setIncomingBlock()` (NFC) (#171960)
via llvm-commits
- [llvm] fd95803 - [LoopRotate] Simplify PHINode::removeIncomingValue usage (NFC) (#171958)
via llvm-commits
- [llvm] 1ea9f44 - [IR] Optimize PHINode::removeIncomingValueIf() using two-pointer (#171961)
via llvm-commits
- [clang] [llvm] [IR] Optimize PHINode::removeIncomingValue() by swapping removed incoming value with the last incoming value. (PR #171963)
Mingjie Xu via llvm-commits
- [llvm] Revert "[X86][APX] Add pattern for zext(X86setcc ..) -> SETZUCCr (#170806)" (PR #172192)
Phoebe Wang via llvm-commits
- [compiler-rt] [HWASan] Compatible with Windows path retrieval (PR #172194)
via llvm-commits
- [llvm] f0557d8 - Revert "[X86][APX] Add pattern for zext(X86setcc ..) -> SETZUCCr (#170806)" (#172192)
via llvm-commits
- [llvm] 7db9769 - [ARM][AArch64] Replace ".f16(bfloat" with ".bf16(bfloat" in intrinsics. NFC
David Green via llvm-commits
- [llvm] [AMDGPU] Refactor GFX11 VALU Mask Hazard Waitcnt Merging (PR #169213)
Carl Ritson via llvm-commits
- [llvm] 755a693 - [DAG] SDPatternMatch - Replace runtime data structures with lengths known at compile time (#172064)
via llvm-commits
- [llvm] 66d92d4 - [LLVM][Examples] Disable broken JIT + plugin tests (AIX, Sparc)
Alexis Engelke via llvm-commits
- [llvm] 1b93f8b - [ARM] Introduce intrinsics for MVE vrnd under strict-fp. (#169797)
via llvm-commits
- [clang] [llvm] [ARM] Introduce intrinsics for MVE vrnd under strict-fp. (PR #169797)
David Green via llvm-commits
- [llvm] b97d247 - [ARM] Introduce intrinsics for MVE vcmp under strict-fp. (#169798)
via llvm-commits
- [llvm] [LLVM] Remove the requirement for named pipe in jobserver (PR #169154)
Sam James via llvm-commits
- [llvm] [X86][GISEL] Enable Pre Legalizer Combiner (PR #172204)
via llvm-commits
- [llvm] 1a1c5df - [ARM] Introduce intrinsics for MVE fp-converts under strict-fp. (#170686)
via llvm-commits
- [llvm] [CFGPrinter] Allow set hide paths at runtime (PR #172206)
via llvm-commits
- [llvm] [VPlan] Simplify live-ins early using SCEV. (PR #155304)
Florian Hahn via llvm-commits
- [llvm] [X86] combineVectorSizedSetCCEquality - ensure the load is a normal load (PR #172212)
Simon Pilgrim via llvm-commits
- [llvm] 8d7c3fa - [X86] combineVectorSizedSetCCEquality - ensure the load is a normal load (#172212)
via llvm-commits
- [llvm] [RISCV] improve `musttail` support (PR #170547)
Folkert de Vries via llvm-commits
- [compiler-rt] 8a53c01 - [XRay][test] Mark fdr-mode.cpp test as unsupported for RISC-V
Alex Bradbury via llvm-commits
- [llvm] [X86] combineVectorSizedSetCCEquality - convert to mayFoldIntoVector helper (PR #172215)
Simon Pilgrim via llvm-commits
- [clang] [llvm] [clang][ASTMatcher] Add hasAdjSubstatements matcher (PR #169965)
Denis Mikhailov via llvm-commits
- [llvm] [RISCV] Introduce new AND combine to expose additional load narrowing opportunities (PR #170483)
Alex Bradbury via llvm-commits
- [llvm] dd33690 - [X86] combineVectorSizedSetCCEquality - convert to mayFoldIntoVector helper (#172215)
via llvm-commits
- [compiler-rt] 8f93365 - [tsan] Export __cxa_guard_ interceptors from TSan runtime. (#171921)
via llvm-commits
- [clang] [llvm] Fix/172072 auto function param (PR #172092)
Priyanshu Singh via llvm-commits
- [llvm] 53cf22f - [VPlan] Simplify live-ins early using SCEV. (#155304)
via llvm-commits
- [llvm] [OFFLOAD] Add missing platform properties for libomptarget migration (PR #171009)
via llvm-commits
- [llvm] [OFFLOAD] Add missing device properties for libomptarget migration (PR #172222)
via llvm-commits
- [llvm] [OFFLOAD] Add missing data fence API for libomptarget migration (PR #172223)
via llvm-commits
- [llvm] bcbbe2c - [VPlan] Pass backedge value directly to FOR and reduction phis (NFC).
Florian Hahn via llvm-commits
- [llvm] [OFFLOAD] Add missing memory mapping notification API for libomptarget migration (PR #172226)
via llvm-commits
- [llvm] [OFFLOAD] Add missing interop API for libomptarget migration (PR #172227)
via llvm-commits
- [llvm] [OFFLOAD] Add missing memory data locking API for libomptarget migration (PR #172229)
via llvm-commits
- [llvm] [UpdateTestChecks] Fix %update_mc_test_checks substitution (PR #172230)
Alexander Richardson via llvm-commits
- [llvm] [OFFLOAD] Add missing asynchronous query API for libomptarget migration (PR #172231)
via llvm-commits
- [llvm] [OFFLOAD] Add missing initialize record replay API for libomptarget migration (PR #172232)
via llvm-commits
- [llvm] [SCEV] Fix cache poisoning from depth-limited truncate expressions (PR #172234)
Anshil Gandhi via llvm-commits
- [llvm] [Github][Docs] Add testing best practices to CI Best Practices Doc (PR #172235)
Aiden Grossman via llvm-commits
- [llvm] [X86] Remove redundant TEST after shifts when count is non-zero (PR #169069)
via llvm-commits
- [llvm] Add documentation for MemProf. (PR #172238)
Snehasish Kumar via llvm-commits
- [llvm] [flang-rt][device] Use snprintf result for length (PR #172239)
Valentin Clement バレンタイン クレメン via llvm-commits
- [llvm] [Github] Remove use of deprecated login_or_token (PR #172240)
Aiden Grossman via llvm-commits
- [llvm] [aarch64] Mix the frame pointer with the stack cookie when protecting the stack (PR #161114)
Pan Tao via llvm-commits
- [llvm] [LV] Convert uniform-address unmasked scatters to scalar store. (PR #166114)
Elvis Wang via llvm-commits
- [llvm] [LV][RFC] Generating conditional VPBB that will be skip when the mask is inactive in VPlan. (PR #141900)
Elvis Wang via llvm-commits
- [llvm] [RISCV] Custom legalize i32 saddo/ssubo on RV64 to return a sign extended value for the data result. (PR #172112)
Pengcheng Wang via llvm-commits
- [llvm] [RISCV] Guard zero-stride load SchedPredicate with subtarget feature as well (PR #172111)
Pengcheng Wang via llvm-commits
- [llvm] [TableGen][SchedModel] Add logical combiners for SchedPredicates (PR #172106)
Pengcheng Wang via llvm-commits
- [llvm] [NFC][AMDGPU] Refactor the multiclass for WMMA_F8F6F4 instructions (PR #172245)
Shilei Tian via llvm-commits
- [llvm] [orc-rt] Add Error / Exception interop. (PR #172247)
Lang Hames via llvm-commits
- [llvm] [AArch64][GISel] Add legalizer support for @llvm.umul.with.overflow.i128 (PR #170101)
via llvm-commits
- [llvm] [AArch64][GISel] Optimize i128 stores by splitting into two i64 stores (PR #170276)
via llvm-commits
- [llvm] [offload] Fix CUDA args size by subtracting tail padding (PR #172249)
Kevin Sala Penades via llvm-commits
- [llvm] [orc-rt] Prevent RTTIExtends from being used for errors. (PR #172250)
Lang Hames via llvm-commits
- [llvm] 1d821b0 - [AArch64] use `isTRNMask` to calculate shuffle costs (#171524)
via llvm-commits
- [llvm] 35b2317 - [AArch64] Support USDOT in performAddDotCombine (#171864)
via llvm-commits
- [clang] [llvm] [clang] Avoid accounting for tail padding in kernel arguments (PR #156229)
Kevin Sala Penades via llvm-commits
- [llvm] [TableGen] Gracefully error out in ParseTreePattern when DAG has zero operands so that llvm-tblgen doesn't crash (PR #161417)
Prerona Chaudhuri via llvm-commits
- [llvm] Adding support for G_STRICT_FMA in new reg bank select (PR #170330)
Abhinav Garg via llvm-commits
- [llvm] [Github][CI] Add `doc8` to Dockerfile (PR #172256)
via llvm-commits
- [llvm] c878cf4 - [SelectionDAG] Consistently use doxygen comments in the NodeType enum. NFC (#172178)
via llvm-commits
- [llvm] ffaa6f2 - [RISCV] Custom legalize i32 saddo/ssubo on RV64 to return a sign extended value for the data result. (#172112)
via llvm-commits
- [llvm] [InferAddressSpaces] Infer pointer stored and then loaded from global variable (PR #159755)
Wenju He via llvm-commits
- [llvm] 1e9e389 - [AArch64] Add a performBICiCombine function.
David Green via llvm-commits
- [llvm] e309272 - [AArch64][ARM] Regenerate llvm-mca tests. NFC
David Green via llvm-commits
- [libcxx] [llvm] [libc++] Make std::align an inline function (PR #167472)
via llvm-commits
Last message date:
Sun Dec 14 23:57:59 PST 2025
Archived on: Sun Dec 14 23:58:02 PST 2025
This archive was generated by
Pipermail 0.09 (Mailman edition).