[llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)
Luke Lau via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 9 09:17:25 PST 2025
https://github.com/lukel97 edited https://github.com/llvm/llvm-project/pull/171278
More information about the llvm-commits
mailing list