[llvm] [RISCV64] liveness analysis (PR #167454)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 8 15:51:03 PST 2025


================
@@ -0,0 +1,160 @@
+# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
+# RUN: llc -mtriple=riscv64 -riscv-enable-live-variables -verify-machineinstrs -o - %s | FileCheck %s
+#
+# Test basic live variable analysis with simple control flow and basic blocks
+
+# REQUIRES: Assertions
----------------
arsenm wrote:

```suggestion
# REQUIRES: asserts
```

https://github.com/llvm/llvm-project/pull/167454


More information about the llvm-commits mailing list