[llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)

[Luke Lau via llvm-commits]

https://github.com/lukel97 commented:

I think this makes sense to me. Are we missing the test case from #171243 though?

https://github.com/llvm/llvm-project/pull/171278