[llvm] [AMDGPU] Introduce conditional barrier pseudo instruction (PR #171604)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Wed Dec 10 08:45:30 PST 2025
================
@@ -117,6 +117,14 @@ def ATOMIC_FENCE : SPseudoInstSI<
let hasSideEffects = 1;
}
+// Conditional barrier pseudo-instruction, abstracting complex control flow.
+def SI_COND_BARRIER : SPseudoInstSI<(outs), (ins i32imm:$variant), [],
+ "SI_COND_BARRIER $variant"> {
+ let Uses = [SCC];
+ let hasSideEffects = 1;
+ let Size = 8; // Expands to ~4 instructions
----------------
arsenm wrote:
4 instructions will be larger than 8
https://github.com/llvm/llvm-project/pull/171604
More information about the llvm-commits
mailing list