[llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 9 20:59:43 PST 2025

Previous message: [llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)
Next message: [llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/171278

Previous message: [llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)
Next message: [llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list