[llvm] [RISCV] Add fractional LMUL register classes for inline assembly. (PR #171278)

[Craig Topper via llvm-commits]

topperc wrote:

> I think this makes sense to me. Are we missing the test case from #171243 though?

Forgot to `git add`

https://github.com/llvm/llvm-project/pull/171278