The Week Of Monday 29 May 2023 Archives by thread
Starting: Mon May 29 00:08:59 PDT 2023
Ending: Sun Jun 4 23:58:49 PDT 2023
Messages: 2006
- [PATCH] D151631: [InstSimplify] Simplify select i1 ConstExpr, i1 true, i1 false to ConstExpr
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D151626: [MemCpyOpt] Remove byval to clarify test case for smaller sized memcpy(NFC)
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D151639: [emacs] Highlight 'nocapture' keyword as an attribute
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D151643: [InstCombine] Add tests for propegating `nocapture` flag to callsites; NFC
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151644: [InstCombine] Propegating `nocapture` flag to callsites
Noah Goldstein via Phabricator via llvm-commits
- [llvm] 755a73c - [emacs] Highlight 'nocapture' keyword as an attribute
Noah Goldstein via llvm-commits
- [PATCH] D151638: [TRE] icmp does not escape an alloca
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D150415: [RISCV] Add a pass to merge moving parameter registers instructions for Zcmp
Xinlong Wu via Phabricator via llvm-commits
- [PATCH] D150324: [X86] Make constant `mul` -> `shl` + `add`/`sub` work for vector types
Phoebe Wang via Phabricator via llvm-commits
- [PATCH] D147783: [VPlan] Add stride->constant VPlan mapping at construction.
Ayal Zaks via Phabricator via llvm-commits
- [PATCH] D151635: [NFC][TableGen] Remove dead code.
Phoebe Wang via Phabricator via llvm-commits
- [llvm] 0ad88c1 - [MemCpyOpt] remove byval from memcpy size crtical test(NFC)
via llvm-commits
- [PATCH] D151547: [RISCV] Remove experimental for zihintntl.
Jianjian Guan via Phabricator via llvm-commits
- [llvm] 752f9d0 - [NFC][TableGen] Remove dead code.
via llvm-commits
- [PATCH] D150522: [LoongArch] Support CodeModel::Large codegen
Lu Weining via Phabricator via llvm-commits
- [PATCH] D151449: [RISCV] Add DAG combine for CTTZ in the case of input 0
Djordje Todorovic via Phabricator via llvm-commits
- [PATCH] D151596: [RISCV] Teach performCombineVMergeAndVOps to handle instructions FMA instructions.
Fraser Cormack via Phabricator via llvm-commits
- [PATCH] D150670: [WebAssembly] Disable generation of fshl/fshr for rotates
Paulo Matos via Phabricator via llvm-commits
- [PATCH] D148142: [WIP] Check and generate 32 bit saveexec for gfx10 and above targets
krishna chaitanya sankisa via Phabricator via llvm-commits
- [PATCH] D151646: [RISCV] Fix unmasked vp_abs select.
Jianjian Guan via Phabricator via llvm-commits
- [llvm] 061e368 - [SelectionDAG] Implement soft FP legalisation for bf16 FP_EXTEND and BF16_TO_FP
Alex Bradbury via llvm-commits
- [PATCH] D151563: [SelectionDAG] Implement soft FP legalisation for bf16 FP_EXTEND and BF16_TO_FP
Alex Bradbury via Phabricator via llvm-commits
- [PATCH] D151647: Cleanup include: Add conditionally missing include
serge via Phabricator via llvm-commits
- [PATCH] D150416: [RISCV] Add a pass to combine `cm.pop` and `ret` insts
Xinlong Wu via Phabricator via llvm-commits
- [PATCH] D139010: [clang][WebAssembly] Implement support for table types and builtins
Paulo Matos via Phabricator via llvm-commits
- [PATCH] D151561: [RISCV][InsertVSETVLI] Avoid vmv.s.x SEW toggle if at start of block
Luke Lau via Phabricator via llvm-commits
- [PATCH] D151648: [ipsccp] Make sure Post Dominator Tree always is updated
Bjorn Pettersson via Phabricator via llvm-commits
- [PATCH] D150375: [FuncSpec] Replace LoopInfo with BlockFrequencyInfo.
Bjorn Pettersson via Phabricator via llvm-commits
- [PATCH] D147408: [AMDGPU] Iterative scan implementation for atomic optimizer.
Christudasan Devadasan via Phabricator via llvm-commits
- [PATCH] D151640: [LSV] Attempt to fix comparison of APInt's with different bit widths.
Ron Lieberman via Phabricator via llvm-commits
- [PATCH] D127115: [DAGCombine] Make sure combined nodes are added back to the worklist in topological order.
Amaury SECHET via Phabricator via llvm-commits
- [PATCH] D148841: [LV] Use SCEV for uniformity analysis across VF
Ayal Zaks via Phabricator via llvm-commits
- [PATCH] D144565: dwp check overflow
zhuna via Phabricator via llvm-commits
- [PATCH] D89049: [AIX][XCOFF] print out the traceback info
Digger Lin via Phabricator via llvm-commits
- [llvm] cd2fc73 - Revert "[ValueTracking][InstCombine] Add a new API to allow to ignore poison generating flags or metadatas when implying poison"
Florian Hahn via llvm-commits
- [PATCH] D149404: [ValueTracking][InstCombine] Add a new API to allow to ignore poison generating flags or metadatas when implying poison
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151652: [ms-inline asm] Add error check for `getAsInteger`
Phoebe Wang via Phabricator via llvm-commits
- [PATCH] D151602: [TableGen] Add !getdagarg and !getdagname
Michael Liao via Phabricator via llvm-commits
- [PATCH] D151567: [LLVM][Support] Report EISDIR when opening a directory on AIX
Alison Zhang via Phabricator via llvm-commits
- [llvm] 9806101 - [X86] X86FixupVectorConstantsPass - attempt to replace full width fp vector constant loads with broadcasts on AVX+ targets
Simon Pilgrim via llvm-commits
- [llvm] 420cf69 - [LSV] Return same bitwidth from getConstantOffset.
Justin Lebar via llvm-commits
- [PATCH] D151156: [libc++] Use the new .gen tests to implement __verbose_abort tests
Louis Dionne via Phabricator via llvm-commits
- [llvm] a3a8cbf - [AMDGPU][AsmParser][NFC] Refine parsing of NamedOperandU32 operands.
Ivan Kosarev via llvm-commits
- [PATCH] D150980: [AMDGPU][AsmParser][NFC] Refine parsing of NamedOperandU32 operands.
Ivan Kosarev via Phabricator via llvm-commits
- [PATCH] D151653: [WIP][RISCV] Combine vmv.s.x of constants into vmv.v.i
Luke Lau via Phabricator via llvm-commits
- [PATCH] D151273: [llvm-debuginfod][NFC] Switch to OptTable
Andres Villegas via Phabricator via llvm-commits
- [llvm] 728a7de - Revert "[llvm-debuginfod][NFC] Switch to OptTable"
Alex Brachet via llvm-commits
- [PATCH] D151434: [RISCV] Generalise shouldExtendTypeInLibcall logic to apply to all <XLEN floats on soft ABIs
Alex Bradbury via Phabricator via llvm-commits
- [PATCH] D150133: [RISCV] Support constant immediate for la pseudo instruction
garvit gupta via Phabricator via llvm-commits
- [PATCH] D151457: [TableGen] Add !getdagargs and !getdagnames
Michael Liao via Phabricator via llvm-commits
- [PATCH] D151655: [LoongArch] Support finer-grained DBAR hints for LA664+
WÁNG Xuěruì via Phabricator via llvm-commits
- [lld] 482ee33 - [lld] Use correct machine type in ARM64EC COFF headers.
Jacek Caban via llvm-commits
- [lld] cb227c9 - [lld] Allow input files from compatible architectures on EC targets.
Jacek Caban via llvm-commits
- [PATCH] D149086: [lld] Use correct machine type in ARM64EC COFF headers.
Jacek Caban via Phabricator via llvm-commits
- [PATCH] D149087: [lld] Allow input files from compatible architectures on EC targets.
Jacek Caban via Phabricator via llvm-commits
- [llvm] 72c17a0 - [AArch64] Remove unused declaration LowerSCALAR_TO_VECTOR
Kazu Hirata via llvm-commits
- [llvm] c65fd1c - [AArch64] Remove unused declaration legalizeShuffleVector
Kazu Hirata via llvm-commits
- [llvm] d035489 - [AArch64] Remove unused declaration tryParseMRSSystemRegister
Kazu Hirata via llvm-commits
- [llvm] 5f6c571 - [DebugInfo] Remove unused declaration getFirstFunctionInfoAddress
Kazu Hirata via llvm-commits
- [llvm] 446efd2 - [ExecutionEngine] Remove unused declaration defineNonExistent
Kazu Hirata via llvm-commits
- [llvm] 23b9fad - [ExecutionEngine] Remove unused declaration recordRuntimeRegistrationFunctions
Kazu Hirata via llvm-commits
- [llvm] fcc135a - [LV] Remove dead CHECK lines after 280656eae95a9cbf.
Florian Hahn via llvm-commits
- [llvm] da54bd2 - [gn build] (manually) port 9f6250f
Zequan Wu via llvm-commits
- [llvm] 75c7521 - [Vectorize] Remove unused declaration requiresTooManyRuntimeChecks
Kazu Hirata via llvm-commits
- [llvm] e9f14d4 - [bugpoint] Remove unused declaration debugPassMiscompilation
Kazu Hirata via llvm-commits
- [llvm] 5f2e980 - [Coroutines] Remove unused variable AsyncFuncTy
Kazu Hirata via llvm-commits
- [llvm] dc61666 - [Analysis] Remove unused declarations visitEHBeginCatch and visitEHEndCatch
Kazu Hirata via llvm-commits
- [llvm] 6381127 - [Analysis] Remove unused function stripIntegerCast
Kazu Hirata via llvm-commits
- [PATCH] D151658: [LV] Check if value was already not uniform for previous VF.
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151659: Constant propogation through freeze instruction
Mikhail Gudim via Phabricator via llvm-commits
- [compiler-rt] 725f0be - [compiler-rt] [test] [asan] Fix Windows tests in i386 mode after StripFunctionName() improvements
Martin Storsjö via llvm-commits
- [llvm] 0332f2c - [ConstraintElim] Add extra tests for and operand implying other op.
Florian Hahn via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Henrik G Olsson via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151660: [InstCombine] (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1)
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D150758: [AIX] make integrated-as as default on AIX.
Digger Lin via Phabricator via llvm-commits
- [PATCH] D151663: [RISCV] Implement support for bf16 truncate/extend on hard FP targets
Alex Bradbury via Phabricator via llvm-commits
- [llvm] 9bb34ca - [RISCV][test] Expand bfloat.ll tests to include i16 bitcasts and load/store
Alex Bradbury via llvm-commits
- [PATCH] D151664: [lit] Add a method to lit.TestFormat to get the list of tests associated to a path
Louis Dionne via Phabricator via llvm-commits
- [PATCH] D151579: Fix -u option in dsymutil, to not emit an extra DW_LNE_set_address if the original line table was empty
Alexey Lapshin via Phabricator via llvm-commits
- [PATCH] D151666: [IPSCCP] Update Post Dominator Tree if Block Frequency Analysis has run.
Alexandros Lamprineas via Phabricator via llvm-commits
- [PATCH] D151667: [NFC][llvm-debuginfod] Switch to OptTable
Andres Villegas via Phabricator via llvm-commits
- [llvm] f55bac9 - [gn] Port 9f6250f more
Nico Weber via llvm-commits
- [PATCH] D82709: [MachineLICM] don't always hoist rematerializable instructions
ChenZheng via Phabricator via llvm-commits
- [PATCH] D151670: Fix crash in X86 ISelLowering: ConstantDataSequential can contain float as well
Mehdi AMINI via Phabricator via llvm-commits
- [PATCH] D141249: [PowerPC] Combine fptoint-store under strict cases
ChenZheng via Phabricator via llvm-commits
- [PATCH] D138135: [lld][ELF] Support LoongArch
Jinyang He via Phabricator via llvm-commits
- [llvm] 071e9d7 - [RISCV] Fix unmasked vp_abs select.
Jianjian GUAN via llvm-commits
- [llvm] 9239d3a - [RISCV] Teach performCombineVMergeAndVOps to handle instructions FMA instructions.
Craig Topper via llvm-commits
- [PATCH] D151394: [LSR] Treat URem as uninteresting
Peixin Qiao via Phabricator via llvm-commits
- [PATCH] D151673: [RISCV][NFC] Fix unmasked test for vp_cttz and vp_ctlz.
Jianjian Guan via Phabricator via llvm-commits
- [PATCH] D151534: [RISCV] Add more tests in zdinx-boundary-check.ll
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151470: [RISCV][NFC] Make Reduction scheduler resources SEW aware
Wang Pengcheng via Phabricator via llvm-commits
- [llvm] 8f386ff - [ms-inline asm] Add error check for `getAsInteger`
Phoebe Wang via llvm-commits
- [PATCH] D151676: [RISCV] Fix selection for some unmasked vp SDNode.
Jianjian Guan via Phabricator via llvm-commits
- [llvm] 9447734 - [RISCV][NFC] Fix unmasked test for vp_cttz and vp_ctlz.
Jianjian GUAN via llvm-commits
- [PATCH] D151677: [SimpleLoopUnswitch] Unswitch AND/OR conditions of selects
Joshua Cao via Phabricator via llvm-commits
- [PATCH] D150970: (WIP) [MemCpyOpt]remove memcpy on immutable arguments from attributes
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D150967: [MemCpyOpt] precommit test for memcpy removal for immutable arguments from attributes (NFC)
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D151684: [AMDGPU][AsmParser][NFC] Immediate operand classes to derive from custom operands.
Ivan Kosarev via Phabricator via llvm-commits
- [PATCH] D151685: [AMDGPU][AsmParser][NFC] Specify parser methods directly in operand classes.
Ivan Kosarev via Phabricator via llvm-commits
- [compiler-rt] 6fb2634 - [LSAN] Move ThreadCreate into child thread
Vitaly Buka via llvm-commits
- [PATCH] D151686: [MachineScheduler] Disable default copy ctor and copy assignment operator for SchedBoundary
Bing Yu via Phabricator via llvm-commits
- [PATCH] D151687: [AMDGPU][AsmParser][NFC] Simplify the EndpgmImm operand definition.
Ivan Kosarev via Phabricator via llvm-commits
- [PATCH] D151688: [AMDGPU][AsmParser][NFC] Get rid of custom default operand handlers.
Ivan Kosarev via Phabricator via llvm-commits
- [llvm] 216e282 - [RISCV] Add more tests in zdinx-boundary-check.ll
Shao-Ce SUN via llvm-commits
- [compiler-rt] 6c55f4b - [NFC][hwasan] Don't copy ThreadStartArg
Vitaly Buka via llvm-commits
- [PATCH] D151690: [LoopIdiom] Freeze BitPos if !isGuaranteedNotToBeUndefOrPoison
luxufan via Phabricator via llvm-commits
- [PATCH] D151691: Revert "[InstCombine] Handle undef when pruning unreachable code"
Thomas Symalla via Phabricator via llvm-commits
- [PATCH] D151353: [DebugInfo] Add error-handling to DWARFAbbreviationDeclarationSet
James Henderson via Phabricator via llvm-commits
- [PATCH] D145698: [IR][Legalizations] Widen illegal deinterleave and interleave vectors
Caroline via Phabricator via llvm-commits
- [PATCH] D150859: [llvm-objcopy][ELF] Preserve sh_link to .symtab when applicable
James Henderson via Phabricator via llvm-commits
- [compiler-rt] e256f55 - [builtins][test] Skip scalbn rounding tests on newlib
David Candler via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Shivam Gupta via Phabricator via llvm-commits
- [PATCH] D151694: [InstCombine] Add test case for (icmp eq A, -1) & (icmp eq B, -1) --> (icmp eq (A&B), -1); NFC
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D150549: Move SubtargetFeature.h from MC to TargetParser
Job Noorman via Phabricator via llvm-commits
- [PATCH] D151695: [MC] Disable default copy ctor and copy assignment operator for CodeViewContext
Bing Yu via Phabricator via llvm-commits
- [PATCH] D151696: Remove CPU_SPECIFIC* MACROs and use unified getManglingForCPU
Freddy, Ye via Phabricator via llvm-commits
- [PATCH] D150856: [lit] Add %{for-each-file} substitution
Vlad Serebrennikov via Phabricator via llvm-commits
- [PATCH] D150768: [SVE ACLE] Canonicalise SVE merging intrinsics
Jolanta Jensen via Phabricator via llvm-commits
- [PATCH] D148142: [AMDGPU] Update Subtarget isWave32 method to ignore the wave32 feature pre-gfx9
krishna chaitanya sankisa via Phabricator via llvm-commits
- [PATCH] D150969: [AArch64] Try to convert two XTN and two SMLSL to UZP1, SMLSL and SMLSL2
JinGu Kang via Phabricator via llvm-commits
- [PATCH] D151698: [SCEV] Compute AddRec range computations using different type BECount
Joshua Cao via Phabricator via llvm-commits
- [PATCH] D151699: [VLIWMachineScheduler] Disable default copy ctor and copy assignment operator for VLIWSchedBoundary
Bing Yu via Phabricator via llvm-commits
- [PATCH] D151022: [llvm-exegesis] Introduce SubprocessMemory Utility Class
Clement Courbet via Phabricator via llvm-commits
- [PATCH] D139074: Vectorization Of Conditional Statements Using BOSCC
Ashutosh Nema via Phabricator via llvm-commits
- [PATCH] D151025: [llvm-exegesis] Add support for using memory annotations
Clement Courbet via Phabricator via llvm-commits
- [PATCH] D151023: [llvm-exegesis] Add Target Memory Utility Functions
Clement Courbet via Phabricator via llvm-commits
- [compiler-rt] 3ccb770 - [compiler-rt] Mark some performance critical buffers uninitialized
Marco Elver via llvm-commits
- [compiler-rt] c551c9c - [compiler-rt] Refactor memintrinsic interceptors
Marco Elver via llvm-commits
- [PATCH] D151552: [compiler-rt] Refactor memintrinsic interceptors
Marco Elver via Phabricator via llvm-commits
- [llvm] c4efcd6 - [RISCV] Generalise shouldExtendTypeInLibcall logic to apply to all <XLEN floats on soft ABIs
Alex Bradbury via llvm-commits
- [llvm] f1106ef - [InstCombine] Remove computeKnownBits() fold for returns
Nikita Popov via llvm-commits
- [PATCH] D151099: [InstCombine] Remove computeKnownBits() fold for returns
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D150427: [AMDGPU] Non hostcall printf support for HIP
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D149715: IR: Add llvm.frexp intrinsic
Matt Arsenault via Phabricator via llvm-commits
- [llvm] d0a4dcf - [InstCombine] Remove unused function 'isMustTailCall' (NFC)
Jie Fu via llvm-commits
- [llvm] 95661b9 - [X86] getTargetConstantBitsFromNode - support extracting fp data from ConstantDataSequential
Simon Pilgrim via llvm-commits
- [compiler-rt] 686b4d2 - Reland 2nd attempt: [tsan] Add debugging interfaces into interface header.
Pierre Gousseau via llvm-commits
- [PATCH] D151630: [LSV] Fix the ContextInst for computeKnownBits.
Ron Lieberman via Phabricator via llvm-commits
- [llvm] b750862 - [LV] Use early exit for stores storing the ptr operand. (NFC)
Florian Hahn via llvm-commits
- [PATCH] D150991: [LV] Use Legal::isUniform to detect uniform pointers.
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151419: [DebugInfo][RemoveDIs] Eliminate some debug-intrinsics-affect-codegen errors
J. Ryan Stinnett via Phabricator via llvm-commits
- [PATCH] D151702: [TableGen] Implement !getdagargs and !getdagargnames.
Francesco Petrogalli via Phabricator via llvm-commits
- [PATCH] D150670: Disable generation of fshl/fshr for rotates
Paulo Matos via Phabricator via llvm-commits
- [llvm] 48339d0 - [CodeGen] Add pre-commit tests for D148558
Igor Kirillov via llvm-commits
- [PATCH] D148550: [CodeGen] Add pre-commit tests for D148558
Igor Kirillov via Phabricator via llvm-commits
- [PATCH] D148703: [CodeGen] Refactor IR generation functions to use IRBuilder in ComplexDeinterleaving pass
Igor Kirillov via Phabricator via llvm-commits
- [PATCH] D151703: [AMDGPU][LSV] Restrict forming extra large vectors
Piotr Sobczak via Phabricator via llvm-commits
- [llvm] ab4b924 - [X86] X86FixupVectorConstantsPass - attempt to replace full width integer vector constant loads with broadcasts on AVX2+ targets
Simon Pilgrim via llvm-commits
- [llvm] f81f32a - [X86] lowerBuildVectorAsBroadcast - remove repeated hasAVX() check. NFC.
Simon Pilgrim via llvm-commits
- [PATCH] D150312: [MISched] Introduce and use ResourceSegments.
Andrea Di Biagio via Phabricator via llvm-commits
- [PATCH] D150264: [libcxx] Add strict weak ordering checks to sorting algorithms
Danila Kutenin via Phabricator via llvm-commits
- [llvm] 96a14f3 - Revert "[FuncSpec] Replace LoopInfo with BlockFrequencyInfo"
Nikita Popov via llvm-commits
- [PATCH] D149162: [Clang][OpenMP][IRBuilder] Move registerTargetGlobalVariable & getAddrOfDeclareTargetVar into the OMPIRBuilder
Andrew Gozillon via Phabricator via llvm-commits
- [llvm] c8319cf - [gn build] Port 96a14f388b1a
LLVM GN Syncbot via llvm-commits
- [PATCH] D149529: [SCEV][reland] More precise trip multiples
Mikael Holmén via Phabricator via llvm-commits
- [PATCH] D32198: [TySan] A Type Sanitizer (LLVM)
Russell Gallop via Phabricator via llvm-commits
- [PATCH] D151708: [AArch64] merge scaled and unscaled 8-bit and 18-bit zero narrow stores.
Zain Jaffal via Phabricator via llvm-commits
- [PATCH] D151341: AMDGPU: Special case uniformity info for singlethreaded workitem IDs
Nicolai Hähnle via Phabricator via llvm-commits
- [PATCH] D149742: [SLP]Improve isGatherShuffledEntry by trying per-register shuffle.
Alexey Bataev via Phabricator via llvm-commits
- [llvm] 9d6f2b1 - [X86] Fix SunnyCove ROB/MicroOpBufferSize
Simon Pilgrim via llvm-commits
- [llvm] 8378f1f - [InstCombine] Remove adjustMinMax() fold (PR62088)
Nikita Popov via llvm-commits
- [PATCH] D151616: [Transforms][Reassociate] "Reassociate expressions" pass optimizations not always profitable
Paul Osmialowski via Phabricator via llvm-commits
- [PATCH] D150976: [LangRef] Document the de facto meaning of convergent
Nicolai Hähnle via Phabricator via llvm-commits
- [PATCH] D149443: [ARM] add Thumb-1 8-bit movs/adds relocations to LLVM
Ties Stuij via Phabricator via llvm-commits
- [llvm] d70573b - [RISCV][NFC] Make Reduction scheduler resources SEW aware
Michael Maitland via llvm-commits
- [PATCH] D148855: [SLP]Improve tryToGatherExtractElements by using per-register analysis.
Alexey Bataev via Phabricator via llvm-commits
- [PATCH] D148216: Add support for annotations in UpdateTestChecks (NFC)
Henrik G Olsson via Phabricator via llvm-commits
- [llvm] 544a240 - [RISCV] Use v(f)slide1up for shuffle+insert idiom
Philip Reames via llvm-commits
- [PATCH] D151468: [RISCV] Use v(f)slide1up for shuffle+insert idiom
Philip Reames via Phabricator via llvm-commits
- [PATCH] D69542: Full Restrict Support - single patch
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D151710: [X86][BF16] Share FP16 vector ABI with BF16
Phoebe Wang via Phabricator via llvm-commits
- [PATCH] D151711: PowerPC/SPE: Grab the emergency slot for the vreg(that was created by the eliminateFramePointer)
Kishan Parmar via Phabricator via llvm-commits
- [PATCH] D75362: [InstCombine] Process blocks in RPO
Nikita Popov via Phabricator via llvm-commits
- [llvm] 1a28b9b - [VPlan] Handle invariant GEPs in isUniformAfterVectorization.
Florian Hahn via llvm-commits
- [PATCH] D144434: [VPlan] Handle invariant GEPs in isUniformAfterVectorization.
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D134599: [RISCV] Readjusting the framestack for Zcmp
Yeting Kuo via Phabricator via llvm-commits
- [PATCH] D151713: [ASAN] Support asan for masked.expandload/compressstore.
Yeting Kuo via Phabricator via llvm-commits
- [PATCH] D151716: [RISCV] check pointer before dereference
Piyou Chen via Phabricator via llvm-commits
- [PATCH] D150671: RISCV/InstrInfo: model register pressure for MICombiner
Ramkumar Ramachandra via Phabricator via llvm-commits
- [PATCH] D151718: Remove HAVE_STRERROR
Fangrui Song via Phabricator via llvm-commits
- [PATCH] D151719: Add special case for (select_cc 0, x, setlt, 0.0, 1.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D141712: [GVN] Improve PRE on load instructions
antoine moynault via Phabricator via llvm-commits
- [PATCH] D149731: [IR] New function llvm::createMinMaxSelectCmpOp for creating min/max operation in select-cmp form
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151722: Report EISDIR when opening a directory on AIX
Alison Zhang via Phabricator via llvm-commits
- [PATCH] D151724: Report EISDIR when opening a directory on AIX
Alison Zhang via Phabricator via llvm-commits
- [PATCH] D151400: [X86] Align stack to 16-bytes on 32-bit with X86_INTR call convention
Antonio Abbatangelo via Phabricator via llvm-commits
- [llvm] 8098f25 - [LV] Use Legal::isUniform to detect uniform pointers.
Florian Hahn via llvm-commits
- [PATCH] D74977: [RISCV][GlobalISel] Add lowerFormalArguments for calling convention
Nitin John Raj via Phabricator via llvm-commits
- [PATCH] D151666: [IPSCCP] Request PostDominatorTreeAnalysis after BlockFrequencyAnalysis.
Alexandros Lamprineas via Phabricator via llvm-commits
- [PATCH] D151729: [AIX]Update CMake linker flags to allow clang/llvm debug build.
Alison Zhang via Phabricator via llvm-commits
- [PATCH] D149393: [AMDGPU][IGLP] Parameterize the SchedGroup processing / linking in Solver
Austin Kerbow via Phabricator via llvm-commits
- [PATCH] D149786: [SCEV] Try smaller ZExts when using loop guard info.
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D150482: [AArch64] Don't use tbl lowering if ZExt can be folded into user.
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151204: [VPlan] Allow sinking of instructions with no defs
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D139092: [LLD][ELF] Cortex-M Security Extensions (CMSE) Support
Amilendra Kodithuwakku via Phabricator via llvm-commits
- [PATCH] D151730: [RISCV] Support target attribute for function
Piyou Chen via Phabricator via llvm-commits
- [PATCH] D151482: [LV] Add support for minimum/maximum intrinsics
Dave Green via Phabricator via llvm-commits
- [PATCH] D151029: [DAG] Combine insert(shuffle(load), load, 0) into a single load
Dave Green via Phabricator via llvm-commits
- [PATCH] D105139: [llvm-cov] Allow multiple remaps in --path-equivalence
Alan Phipps via Phabricator via llvm-commits
- [llvm] 40a81d3 - [CodeGen] Refactor IR generation functions to use IRBuilder in ComplexDeinterleaving pass
Igor Kirillov via llvm-commits
- [PATCH] D151349: [HIP] emit macro `__HIP_NO_IMAGE_SUPPORT`
Artem Belevich via Phabricator via llvm-commits
- [llvm] 0ec79f4 - [X86] Regenerate sqrt-fastmath-mir.ll
Simon Pilgrim via llvm-commits
- [PATCH] D151730: [WIP][RISCV] Support target attribute for function
Craig Topper via Phabricator via llvm-commits
- [PATCH] D150697: [lld-macho] Remove linking bitcode support
Keith Smiley via Phabricator via llvm-commits
- [PATCH] D147960: [lld-macho] Cache discovered dylib paths
Keith Smiley via Phabricator via llvm-commits
- [PATCH] D150253: [RISCV] Add Zvfhmin extension for clang.
Michael Maitland via Phabricator via llvm-commits
- [llvm] 5e98dbf - [AArch64] Add i1 insert/extract cost tests. NFC
David Green via llvm-commits
- [PATCH] D143347: [lldb][DWARF] Infer no_unique_address attribute
Adrian Prantl via Phabricator via llvm-commits
- [compiler-rt] 8c5ad4a - Fix "[compiler-rt] Refactor memintrinsic interceptors"
Marco Elver via llvm-commits
- [PATCH] D151733: [AIX] Update CMake linker flags to allow clang/llvm debug build.
Alison Zhang via Phabricator via llvm-commits
- [llvm] 86821b5 - [RISCV] Add copyright header to IntrinsicsRISCVXTHead.td and IntrinsicsRISCVXsf.td. NFC
Craig Topper via llvm-commits
- [PATCH] D147944: [LV][NFC] Improve complexity of fixing users of reductions
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D150467: [SCEV] Apply loop-guards to addrec's start in howManyGreaterThans
Aleksandr Popov via Phabricator via llvm-commits
- [PATCH] D151734: [NFC][SCEV] Take out getPredecessorWithUniqueSuccessorForBB to Analysis/CFG.h
Aleksandr Popov via Phabricator via llvm-commits
- [PATCH] D151736: [RISCV] Lower inserts into identity shuffles as v{,f}slide1ups
Luke Lau via Phabricator via llvm-commits
- [PATCH] D147763: [ARM] Emit code alignment after .arm and .thumb directives
Antonio Abbatangelo via Phabricator via llvm-commits
- [llvm] 24172de - [RISCV] Add tests for vslide1down shuffle/insert idiom
Philip Reames via llvm-commits
- [PATCH] D151733: [AIX] Update CMake linker flags to use large glink code
David Tenty via Phabricator via llvm-commits
- [llvm] 0bb23c5 - [RISCV] Rename vslide1down tests (should have been part of 24172de)
Philip Reames via llvm-commits
- [PATCH] D148094: [clang][CodeGen] Break up TargetInfo.cpp [8/8]
Sergei Barannikov via Phabricator via llvm-commits
- [PATCH] D151598: Small typo in the instruction comments of WithColor header
Jonas Devlieghere via Phabricator via llvm-commits
- [PATCH] D144660: [compiler-rt][CMake] Properly set COMPILER_RT_HAS_LLD
Arthur Eubanks via Phabricator via llvm-commits
- [llvm] b07d08b - [RISCV] Add additional vslide1up test coverage
Philip Reames via llvm-commits
- [PATCH] D147172: [OpenMP][Flang][MLIR] Add lowering of TargetOp for host codegen
Jan Sjödin via Phabricator via llvm-commits
- [PATCH] D146776: [llvm] Preliminary fat-lto-objects support
Arthur Eubanks via Phabricator via llvm-commits
- [PATCH] D150987: [llvm-nm] Add --line-numbers flag
Daniel Thornburgh via Phabricator via llvm-commits
- [PATCH] D151276: Weaken MFI Max Call Frame Size Assertion
Matthias Braun via Phabricator via llvm-commits
- [llvm] 520362b - [gn build] Port 06ff9770477d
LLVM GN Syncbot via llvm-commits
- [compiler-rt] a2a5144 - [compiler-rt][bultins] Fix libatomic standalone build
Alex Brachet via llvm-commits
- [PATCH] D151595: [BOLT][CMake] Use LLVM macros for install targets
Petr Hosek via Phabricator via llvm-commits
- [PATCH] D151742: [RISCV] Use v(f)slide1down for shuffle+insert idiom
Philip Reames via Phabricator via llvm-commits
- [llvm] d81ce04 - [Driver] Report error for unsupported -mlarge-endian/-mlittle-endian
Fangrui Song via llvm-commits
- [PATCH] D151747: [llvm-jd] introduces a new tool for diffing JSON
Christopher Di Bella via Phabricator via llvm-commits
- [llvm] 02bf5e3 - [ConstraintElim] Add additional tests for and implication handling.
Florian Hahn via llvm-commits
- [PATCH] D151746: [lld] Add --lto-debug-pass-manager option
Ellis Hoag via Phabricator via llvm-commits
- [llvm] af8e386 - [RISCV][GlobalISel] Add lowerFormalArguments for calling convention
Nitin John Raj via llvm-commits
- [PATCH] D75023: [RISCV][GlobalISel] Add lowerCall for calling convention
Nitin John Raj via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), 63)`
Mikhail Gudim via Phabricator via llvm-commits
- [PATCH] D151751: [AMDGPU][LoadStoreVectorizer] Pre-commit test for addrspace 7 crash
Krzysztof Drewniak via Phabricator via llvm-commits
- [llvm] 087b67c - [AMDGPU][LoadStoreVectorizer] Pre-commit test for addrspace 7 crash
Krzysztof Drewniak via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select_cc 0, x, setlt, 0.0, 1.0) to lowerSELECT
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151754: [LoadStoreVectorizer] Fix index width != pointer width case
Krzysztof Drewniak via Phabricator via llvm-commits
- [PATCH] D151510: [BOLT] Add skip-non-simple for boltdiff
Maksim Panchenko via Phabricator via llvm-commits
- [llvm] 463f50b - [RISCV] Add RISCVISD::VFWMUL_VL. Use it to replace isel patterns with a DAG combine.
Craig Topper via llvm-commits
- [PATCH] D151755: [DebugInfo] Add error checking around data extraction in DWARFAbbreviationDeclaration::extract
Alex Langford via Phabricator via llvm-commits
- [llvm] 1721e72 - [AMDGPU][IGLP] Parameterize the SchedGroup processing / linking order in Solver
Jeffrey Byrnes via llvm-commits
- [llvm] 5da248c - [LLVM Utils] Update Certifi to 2023.5.7
Yuanfang Chen via llvm-commits
- [lld] 48e5f70 - [lld-macho] Remove linking bitcode support
Keith Smiley via llvm-commits
- [PATCH] D151756: [TableGen] Allow bit fileds in SearchableTables. NFC.
Stanislav Mekhanoshin via Phabricator via llvm-commits
- [PATCH] D151756: [TableGen] Allow bit fileds in SearchableTables.
Stanislav Mekhanoshin via Phabricator via llvm-commits
- [llvm] 4541633 - [RISCV] Allow FWMUL formation for an FP extend used twice by the same multiply.
Craig Topper via llvm-commits
- [PATCH] D149061: [clang] remove dereferencing of invalid pointer
Nick Desaulniers via Phabricator via llvm-commits
- [llvm] 510f416 - [RISCV] Add some tail undisturbed vwmacc tests. NFC
Craig Topper via llvm-commits
- [PATCH] D151595: [BOLT][CMake] Avoid duplicating standard install targets
Petr Hosek via Phabricator via llvm-commits
- [PATCH] D151758: [Reassociate] Group select of constants together with constants
Mikhail Gudim via Phabricator via llvm-commits
- [PATCH] D150428: [flang][openmp] Allocators construct semantic checks
Kiran Chandramohan via Phabricator via llvm-commits
- [llvm] 397f2e9 - Remove llvm::Optional
Kazu Hirata via llvm-commits
- [PATCH] D149128: Remove llvm::Optional
Kazu Hirata via Phabricator via llvm-commits
- [PATCH] D151760: [Demangle] fix deref of std::string_view::end()
Nick Desaulniers via Phabricator via llvm-commits
- [PATCH] D107278: [RISCV] Add new lga pseudoinstruction
Jessica Clarke via Phabricator via llvm-commits
- [PATCH] D150641: [bazel] Refactor entries in WORKSPACE to bzl files
Geoffrey Martin-Noble via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), sizeof(X) - 1)`
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), sizeof(X) - 1)`
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), sizeof(X) - 1)`
Mikhail Gudim via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), sizeof(X) - 1)`
Mikhail Gudim via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), sizeof(X) - 1)`
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), sizeof(X) - 1)`
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151750: [DAGCombine] `select_cc seteq X, 0, 0, cttz_zero_undef(X) -> and(cttz(X), sizeof(X) - 1)`
Mikhail Gudim via Phabricator via llvm-commits
- [llvm] 8148fc5 - [llvm-debuginfod][NFC] Switch to OptTable
Daniel Thornburgh via llvm-commits
- [PATCH] D151614: [BOLT] Align BranchInfo and FuncBranchData in DataAggregator::recordTrace
Rafael Auler via Phabricator via llvm-commits
- [PATCH] D151125: [WebAssembly] Undef invalid DBG_VALUEs after RegColoring
Heejin Ahn via Phabricator via llvm-commits
- [llvm] 0016141 - [gn] port 48e5f704c55f (no more LLVM_HAVE_LIBXAR in ld64.lld)
Nico Weber via llvm-commits
- [llvm] 79fadde - [gn build] Port bf63b15bd4bf
LLVM GN Syncbot via llvm-commits
- [PATCH] D151284: [RISCV] Custom lower FP_TO_FP16 and FP16_TO_FP to correct ABI of of libcall
Craig Topper via Phabricator via llvm-commits
- [compiler-rt] 8ac0847 - [NFC][ASAN] Remove redundant fields of AsanThread
Vitaly Buka via llvm-commits
- [llvm] 62307f6 - [RISCV] Fix selection for some unmasked vp SDNode.
Jianjian GUAN via llvm-commits
- [PATCH] D151768: [ELF][RISCV] --wrap=foo: Correctly update st_value(foo)
Fangrui Song via Phabricator via llvm-commits
- [PATCH] D150940: [lld][RISCV][test] Add test for relaxation combined with --wrap
Fangrui Song via Phabricator via llvm-commits
- [llvm] a04f1d2 - [MachO] Add the relocation types for auth pointers (chained fixups).
Davide Italiano via llvm-commits
- [compiler-rt] afb73f7 - Revert "[NFC][ASAN] Remove redundant fields of AsanThread"
Vitaly Buka via llvm-commits
- [compiler-rt] 6114579 - [NFC][sanitizer] Extend ArrayRef
Vitaly Buka via llvm-commits
- [llvm] 5f2ce19 - [MachO] Add comments to explain the semantics of chained fixups structures.
Davide Italiano via llvm-commits
- [llvm] 7e99d31 - [MachineScheduler] Disable default copy ctor and copy assignment operator for SchedBoundary
Bing1 Yu via llvm-commits
- [llvm] d5001e4 - [MC] Disable default copy ctor and copy assignment operator for CodeViewContext
Bing1 Yu via llvm-commits
- [PATCH] D151605: [NFC][HWASAN] make variables names for callback functions more consistent
Mingjie Xu via Phabricator via llvm-commits
- [PATCH] D150990: [split-file] Add flags to support comments and adding extension to output files
Fangrui Song via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151719: [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
Liao Chunyu via Phabricator via llvm-commits
- [PATCH] D151771: [RISCV] Merge emitDirectiveOptionArchPlus and emitDirectiveOptionArchMinus into a single interface. NFC
Craig Topper via Phabricator via llvm-commits
- [PATCH] D141485: [X86] Add schedule module for SapphireRapids
LuoYuanke via Phabricator via llvm-commits
- [PATCH] D151772: [LangRef] fix the function result attributes location explanation
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D151774: [LICM] Don't hoist threadlocals within presplit coroutines
Chuanqi Xu via Phabricator via llvm-commits
- [llvm] 0a4ba48 - [RISCV] Strengthen some SDTypeProfiles to reduce isel table size.
Craig Topper via llvm-commits
- [llvm] 9bd3ff8 - Fix -u option in dsymutil, to not emit an extra DW_LNE_set_address if the original line table was empty
Shubham Sandeep Rastogi via llvm-commits
- [PATCH] D149129: [CodeGen] fix ungated debug call
Kazu Hirata via Phabricator via llvm-commits
- [llvm] 1e26c6a - Revert "Fix -u option in dsymutil, to not emit an extra DW_LNE_set_address if the original line table was empty"
Shubham Sandeep Rastogi via llvm-commits
- [PATCH] D147740: [llvm-profdata] Refactoring Sample Profile Reader to increase FDO build speed using MD5 as key to Sample Profile map
William Junda Huang via Phabricator via llvm-commits
- [PATCH] D151778: [X86][BF16] Split vNbf16 vectors according to vNf16
Phoebe Wang via Phabricator via llvm-commits
- [compiler-rt] 0706a53 - [NFC][sanitizer] Change ArrayRef constructor
Vitaly Buka via llvm-commits
- [llvm] ac1df22 - [RISCV] Merge emitDirectiveOptionArchPlus and emitDirectiveOptionArchMinus into a single interface. NFC
Craig Topper via llvm-commits
- [PATCH] D151782: Improve WebAssembly vector bitmask, mask reduction, and extending
Caleb Zulawski via Phabricator via llvm-commits
- [llvm] f28ed7f - [NFC][HWASAN] make variables names for callback functions more consistent
via llvm-commits
- [PATCH] D151020: [llvm-exegesis] Add ability to assign perf counters to specific PID
Aiden Grossman via Phabricator via llvm-commits
- [llvm] 5265ff2 - [VLIWMachineScheduler] Disable default copy ctor and copy assignment operator for VLIWSchedBoundary
Bing1 Yu via llvm-commits
- [llvm] 35a0079 - [RISCV] Add Zvfhmin extension for clang.
Jianjian GUAN via llvm-commits
- [PATCH] D151595: [BOLT][CMake] Redo the build and install targets
Petr Hosek via Phabricator via llvm-commits
- [llvm] 548fa1d - [RISCV] Add special case for (select cc, 1.0, 0.0) to lowerSELECT
via llvm-commits
- [PATCH] D151787: [Analysis] Remove unused class LegacyAARGetter
Kazu Hirata via Phabricator via llvm-commits
- [PATCH] D151414: [RISCV] Add Zvfhmin extension support for llvm RISCV backend.
Craig Topper via Phabricator via llvm-commits
- [llvm] 9146e89 - [gn build] Port b0bab14b8b53
LLVM GN Syncbot via llvm-commits
- [PATCH] D151788: [APInt] Support zero-width extract in extractBitsAsZExtValue()
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D151790: [RISCV][NFC] Add isF argument to SchedSEWSet
Wang Pengcheng via Phabricator via llvm-commits
- [llvm] 1379127 - [MemoryBuiltins] Handle phi nodes without operands (PR63013)
Nikita Popov via llvm-commits
- [PATCH] D151305: [JITLink][AArch64] Implement R_AARCH64_ADR_PREL_LO21
Job Noorman via Phabricator via llvm-commits
- [llvm] dc81e69 - [IndVars] Check expansion safety in makeIVComparisonInvariant() (PR62992)
Nikita Popov via llvm-commits
- [PATCH] D140302: [GlobalISel] [AArch64] Fold G_PTRTOINT(G_CONSTANT)
Andreu Carminati via Phabricator via llvm-commits
- [llvm] 6e1f5ea - [LangRef] fix the function result attributes location explanation and examples (NFC)
via llvm-commits
- [PATCH] D151772: [LangRef] fix the function result attributes location explanation and example
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D150880: [RFC] Allow AP value for numeric expressions
Thomas Preud'homme via Phabricator via llvm-commits
- [compiler-rt] e614d56 - [compiler-rt] Avoid memintrinsic calls inserted by the compiler
Marco Elver via llvm-commits
- [PATCH] D151793: [COFF] Use COFFSection.MCSection when writeSection
Haohai, Wen via Phabricator via llvm-commits
- [PATCH] D151794: [LoongArch] Add sign extension for i32 parameters and returns.
Limin Zhang via Phabricator via llvm-commits
- [llvm] a2e3b6f - [gn] Port e614d5667f6c
Nico Weber via llvm-commits
- [PATCH] D151187: [doc] Add casting style preference to coding standards
James Henderson via Phabricator via llvm-commits
- [PATCH] D150851: [LoopVectorize] Vectorize select-cmp reduction pattern for increasing integer induction variable (WIP)
Mel Chen via Phabricator via llvm-commits
- [llvm] f40e8f1 - [Assignment Tracking] Ignore stores to a negative offset from an alloca
via llvm-commits
- [PATCH] D151326: [Assignment Tracking] Ignore stores to a negative offset from an alloca
Orlando Cazalet-Hyams via Phabricator via llvm-commits
- [compiler-rt] 26bda9e - Revert "[compiler-rt] Avoid memintrinsic calls inserted by the compiler"
Marco Elver via llvm-commits
- [llvm] 3b3912e - Reapply [SelectionDAG] Handle NSW for ADD/SUB in computeKnownBits()
Nikita Popov via llvm-commits
- [PATCH] D150769: [SelectionDAG][computeKnownBits]: Move ISD::ADD/ISD::SUB into their own cases
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D150670: [InstCombine] Disable generation of fshl/fshr for rotates
Nikita Popov via Phabricator via llvm-commits
- [llvm] b85f42a - [X86] Replace X32 test check prefixes with X86
Simon Pilgrim via llvm-commits
- [llvm] 65dce67 - [X86] getTargetConstantBitsFromNode - ensure we truncate broadcasts from wider constants.
Simon Pilgrim via llvm-commits
- [PATCH] D150967: (WIP) [MemCpyOpt] precommit test for memcpy removal for immutable arguments from attributes (NFC)
Kohei Asano via Phabricator via llvm-commits
- [llvm] f1a4230 - [X86] printConstant - fix asm comment issue when broadcasting from a wider constant pool entry
Simon Pilgrim via llvm-commits
- [PATCH] D151795: [DebugInfo] Add DW_ATE_complex_float case to assert in isUnsignedDIType
Orlando Cazalet-Hyams via Phabricator via llvm-commits
- [PATCH] D151459: [GlobalIsel][X86] Legalize G_CTLZ and G_CTPOP for 32-bit
Simon Pilgrim via Phabricator via llvm-commits
- [PATCH] D151617: A test case for the revision D151616
Quentin Colombet via Phabricator via llvm-commits
- [llvm] 253e3e2 - [Test] Add test showing miscompilation in LoopStrengthReduce on min/max expressions (NFC)
Dmitry Makogon via llvm-commits
- [PATCH] D151796: [SCEV] Skip min/max expressions when normalizing/denormalizing SCEV expressions
Dmitry Makogon via Phabricator via llvm-commits
- [PATCH] D151797: [AMDGPU] WQM: Allow insertion of exact mode transition as terminator
Carl Ritson via Phabricator via llvm-commits
- [llvm] 6432658 - [X86] Replace X32 test check prefixes with X86
Simon Pilgrim via llvm-commits
- [llvm] 7030c01 - [X86] Replace X32 test check prefix with X86
Simon Pilgrim via llvm-commits
- [PATCH] D145329: AMDGPU: Always split blocks for si_end_cf
Carl Ritson via Phabricator via llvm-commits
- [llvm] 344e91a - [gn] port 301eb6b68f3 (AttrTokenKinds.inc)
Nico Weber via llvm-commits
- [llvm] dd2fea9 - [GlobalIsel][X86] Legalize G_CTLZ and G_CTPOP for 32-bit
Thorsten Schütt via llvm-commits
- [llvm] 0b42ee4 - [gn build] Port 26bda9e95a9d
LLVM GN Syncbot via llvm-commits
- [PATCH] D149893: Rewrite LSV to handle longer chains.
Bjorn Pettersson via Phabricator via llvm-commits
- [PATCH] D151184: [AArch64] Adjust costs of i1 and/or/xor reductions
Dave Green via Phabricator via llvm-commits
- [PATCH] D149969: [AArch64][SVE] Predicated mla/mls patterns
Dave Green via Phabricator via llvm-commits
- [llvm] 4d64ffa - [GVN] Add test for PR63019 (NFC)
Nikita Popov via llvm-commits
- [llvm] 97f0e7b - [AA] Fix comparison of AliasResults (PR63019)
Nikita Popov via llvm-commits
- [llvm] 6bcbb3a - [ConstraintElim] Move logic to remove stack entry to helper (NFC).
Florian Hahn via llvm-commits
- [PATCH] D151799: [ConstraintElim] Try to use first cmp to prove second cmp for ANDs.
Florian Hahn via Phabricator via llvm-commits
- [llvm] 0a3dc73 - [Test] Move LoopStrengthReduce/pr62563.ll to X86 specific test folder (NFC)
Dmitry Makogon via llvm-commits
- [PATCH] D151801: [JITLink] Add missing vtable anchors
Stefan Gränitz via Phabricator via llvm-commits
- [PATCH] D151803: [GlobalIsel][X86] Legalize G_BSWAP II
Thorsten via Phabricator via llvm-commits
- [lld] 8634b43 - [ELF][RISCV] --wrap=foo: Correctly update st_value(foo)
Fangrui Song via llvm-commits
- [PATCH] D149444: [ARM] Allow codegen for Armv6m eXecute-Only (XO) sections
Fangrui Song via Phabricator via llvm-commits
- [PATCH] D151805: [MBP] Insert target hook to allow targets to decide about MBB movements
Andreu Carminati via Phabricator via llvm-commits
- [llvm] f9b523e - [Analysis] Remove unused class LegacyAARGetter
Kazu Hirata via llvm-commits
- [PATCH] D118118: [SDAG] Preserve unpredictable metadata, teach X86CmovConversion to respect this metadata
Dávid Bolvanský via Phabricator via llvm-commits
- [llvm] 5442264 - [InstCombine] Name instructions in test (NFC)
Nikita Popov via llvm-commits
- [PATCH] D151666: Reland "[FuncSpec] Replace LoopInfo with BlockFrequencyInfo"
Alexandros Lamprineas via Phabricator via llvm-commits
- [PATCH] D151806: [AsmPrinter][AMDGPU] Generate uwtable entries in .eh_frame
Juan Manuel Martinez Caamaño via Phabricator via llvm-commits
- [PATCH] D150220: [lld]: Fix RISC-V relaxation bug
Fangrui Song via Phabricator via llvm-commits
- [PATCH] D151807: [InstCombine] Revisit user of newly one-use instructions
Nikita Popov via Phabricator via llvm-commits
- [llvm] e693181 - [RISCV] Use v(f)slide1down for shuffle+insert idiom
Philip Reames via llvm-commits
- [PATCH] D151808: [X86][BF16] Fix 2 crashes with vector broadcast
Phoebe Wang via Phabricator via llvm-commits
- [llvm] 26d7b7b - [TableGen] Add !getdagarg and !getdagname
Michael Liao via llvm-commits
- [PATCH] D149439: [yaml2obj] Add support fot structured section data.
James Henderson via Phabricator via llvm-commits
- [compiler-rt] 4369de7 - [compiler-rt] Avoid memintrinsic calls inserted by the compiler
Marco Elver via llvm-commits
- [llvm] 572cfa3 - [LV] Use SCEV for uniformity analysis across VF
Florian Hahn via llvm-commits
- [llvm] 3825910 - [gn] port 4369de7af466
Nico Weber via llvm-commits
- [llvm] 42e98c6 - [APInt] Support zero-width extract in extractBitsAsZExtValue()
Nikita Popov via llvm-commits
- [llvm] d6a3661 - [X86] X86FixupVectorConstantsPass - use VBROADCASTSS/VBROADCASTSD for integer vector loads on AVX1-only targets
Simon Pilgrim via llvm-commits
- [llvm] 6eef8d9 - [RISCV] Fix an unused variable warning
Kazu Hirata via llvm-commits
- [llvm] 660e453 - [KnownBits] Also test 1-bit values in exhaustive tests (NFC)
Nikita Popov via llvm-commits
- [PATCH] D151815: [lld][COFF] Retry failed paths to take advantage of winsysroot search paths
Arthur Eubanks via Phabricator via llvm-commits
- [PATCH] D148558: [CodeGen] Improve handling -Ofast generated code by ComplexDeinterleaving pass
Igor Kirillov via Phabricator via llvm-commits
- [compiler-rt] 8e728ad - Revert "[compiler-rt] Avoid memintrinsic calls inserted by the compiler"
Marco Elver via llvm-commits
- [PATCH] D150981: [lld][COFF] Retry failed paths to take advantage of winsysroot search paths
Arthur Eubanks via Phabricator via llvm-commits
- [PATCH] D151816: [ValueTracking] Directly use KnownBits shift functions
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D146778: [lld] Preliminary fat-lto-object support
Paul Kirth via Phabricator via llvm-commits
- [compiler-rt] 395a614 - [compiler-rt][CMake] Properly set COMPILER_RT_HAS_LLD
Arthur Eubanks via llvm-commits
- [PATCH] D150723: clang/openmp: Fix alignment for ThreadID Address variables
Tom Stellard via Phabricator via llvm-commits
- [PATCH] D146491: workflows/release-tasks: Upload lit releases to pypi
Tom Stellard via Phabricator via llvm-commits
- [llvm] 142eccd - [gn build] Port 8e728adcfedd
LLVM GN Syncbot via llvm-commits
- [llvm] 5a01089 - Fix -u option in dsymutil, to not emit an extra DW_LNE_set_address if the original line table was empty
Shubham Sandeep Rastogi via llvm-commits
- [PATCH] D151817: LoopVectorize: use [[fallthrough]] in one place
Ramkumar Ramachandra via Phabricator via llvm-commits
- [llvm] 54a2994 - [Demangle] fix deref of std::string_view::end()
Nick Desaulniers via llvm-commits
- [PATCH] D147217: [OpenMP][OMPIRBuilder] OpenMPIRBuilder support for requires directive
Sergio Afonso via Phabricator via llvm-commits
- [PATCH] D143984: [DebugMetadata] Simplify handling subprogram's retainedNodes field. NFCI (1/7)
Vladislav Dzhidzhoev via Phabricator via llvm-commits
- [llvm] 0ba41dd - [RISCV][InsertVSETVLI] Avoid vmv.s.x SEW toggle if at start of block
Luke Lau via llvm-commits
- [llvm] 319adf5 - Revert "[RISCV][InsertVSETVLI] Avoid vmv.s.x SEW toggle if at start of block"
Luke Lau via llvm-commits
- [PATCH] D150396: [InlineCost] Check for conflicting target attributes early
Kazu Hirata via Phabricator via llvm-commits
- [llvm] a5e5eea - Revert "[RISCV] Add Zvfhmin extension for clang."
Craig Topper via llvm-commits
- [llvm] 257cc04 - [RISCV][InsertVSETVLI] Move vmv.s.x SEW check into getDemandedBits. NFC
Luke Lau via llvm-commits
- [llvm] badf11d - [RISCV][InsertVSETVLI] Avoid vmv.s.x SEW toggle if at start of block
Luke Lau via llvm-commits
- [llvm] f3b39ce - [RISCV][InsertVSETVLI] Relax tail policy more often for vmv.s.x
Luke Lau via llvm-commits
- [PATCH] D147457: [Reassociation] Only form CSE expressions for local operands
Quentin Colombet via Phabricator via llvm-commits
- [PATCH] D151458: [RISCV] Support TLSDESC in the RISC-V backend
Paul Kirth via Phabricator via llvm-commits
- [llvm] 96fb18a - Revert "[ThinLTO] Disable partial sample profile scaling by default"
Teresa Johnson via llvm-commits
- [PATCH] D151464: [RISCV] Enable TLSDESC by default on RISC-V
Paul Kirth via Phabricator via llvm-commits
- [PATCH] D151462: [RISCV] Add cleanup pass for TLS local dynamic
Paul Kirth via Phabricator via llvm-commits
- [llvm] e7acd8b - [LoadStoreVectorizer] Fix index width != pointer width case
Krzysztof Drewniak via llvm-commits
- [llvm] 8d82f12 - [ARM][AArch64] Add tests for shuffles load patterns. NFC
David Green via llvm-commits
- [llvm] b9d5351 - [RISCV] Add test showing the current extern_weak lowering
Jessica Clarke via llvm-commits
- [llvm] 9b55e5d - [RISCV] Add new lga pseudoinstruction
Jessica Clarke via llvm-commits
- [llvm] a178ba9 - [RISCV] Lower extern_weak symbols using the GOT for the medany model
Jessica Clarke via llvm-commits
- [PATCH] D107279: [RISCV] Add test showing the current extern_weak lowering
Jessica Clarke via Phabricator via llvm-commits
- [PATCH] D107280: [RISCV] Lower extern_weak symbols using the GOT for the medany model
Jessica Clarke via Phabricator via llvm-commits
- [PATCH] D149775: [AMDGPU] Reserve SGPR pair when long branches are present
Corbin Robeck via Phabricator via llvm-commits
- [PATCH] D62916: Add note about python to CodingStandards
Sam Clegg via Phabricator via llvm-commits
- [PATCH] D148387: remove Demangle/StringView.h
Nick Desaulniers via Phabricator via llvm-commits
- [llvm] 6cc17b2 - [RISCV] Use class and inheritance instead of multiclass for some vector isel patterns. NFC
Craig Topper via llvm-commits
- [compiler-rt] 3ab3671 - [hwasan] RunMallocHooks with orig_size
Jin Xin Ng via llvm-commits
- [PATCH] D151823: [RISCV] Combine vmv.s.x (vslideup pt, v, 1, <all-ones>, vl), scalar, vl to vslide1up
Philip Reames via Phabricator via llvm-commits
- [PATCH] D151824: [lld-macho]Fixed bug folding LSDA incorrectly
Vy Nguyen via Phabricator via llvm-commits
- [llvm] 6facfe1 - Revert "[compiler-rt][CMake] Properly set COMPILER_RT_HAS_LLD"
Arthur Eubanks via llvm-commits
- [PATCH] D144999: [Clang][MC][MachO]Only emits compact-unwind format for "canonical" personality symbols. For the rest, use DWARFs.
Vy Nguyen via Phabricator via llvm-commits
- [llvm] 1a1e761 - [CodeGen] Improve handling -Ofast generated code by ComplexDeinterleaving pass
Igor Kirillov via llvm-commits
- [compiler-rt] 00250a6 - [Darwin] Fix ASAN symbolizer tests
Francis Visoiu Mistrih via llvm-commits
- [llvm] 7740216 - [DAG] Combine insert(shuffle(load), load, 0) into a single load
David Green via llvm-commits
- [PATCH] D149842: Scalarizer: limit scalarization for small element types
Nicolai Hähnle via Phabricator via llvm-commits
- [llvm] cf22903 - [RISCV] Change LdPat and StPat from multiclass to class. NFC
Craig Topper via llvm-commits
- [compiler-rt] 2005382 - [Darwin] Fix more ASAN symbolizer tests
Francis Visoiu Mistrih via llvm-commits
- [PATCH] D151448: [LoopLoadElimination] Add support for stride equal to -1
Florian Hahn via Phabricator via llvm-commits
- [llvm] 4324937 - [X86] Use "l" prefix for data sections under medium/large code model
Arthur Eubanks via llvm-commits
- [PATCH] D148836: [X86] Use "l" prefix for data sections under medium/large code model
Arthur Eubanks via Phabricator via llvm-commits
- [PATCH] D151832: Allow configuring InlinerThreshold in C bindings for the new pass manager
Dmitrii Dolgov via Phabricator via llvm-commits
- [PATCH] D99750: [LV, VP] RFC: VP intrinsics support for the Loop Vectorizer (Proof-of-Concept)
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151397: [3/N][RISCV] Model vxrm in C intrinsics for RVV fixed-point instruction vaadd
Craig Topper via Phabricator via llvm-commits
- [llvm] 161544d - [test] Add zero size global test to code-model-elf.ll
Arthur Eubanks via llvm-commits
- [compiler-rt] 5172beb - [scudo] Release pages of larger block more frequently
Chia-hung Duan via llvm-commits
- [PATCH] D151842: [TableGen] Add !setdagarg and !setdagname
Michael Liao via Phabricator via llvm-commits
- [PATCH] D150184: [ORC] Fix race-condition in RTDyldObjectLinkingLayer::onObjEmit.
Moritz Kroll via Phabricator via llvm-commits
- [lld] f924104 - [lld] Add --lto-debug-pass-manager option
Ellis Hoag via llvm-commits
- [PATCH] D125717: [InstCombine] Optimize and of icmps with power-of-2 and contiguous masks
John McIver via Phabricator via llvm-commits
- [llvm] 2addaed - [docs] Use ExecutorAddr::toPtr() in ORC documentation.
Lang Hames via llvm-commits
- [PATCH] D150458: [ORC] Use ExecutorAddr::toPtr() in documentation
Lang Hames via Phabricator via llvm-commits
- [PATCH] D151845: [BOLT][DWARF] Fix handling of GCed CU function
Alexander Yermolovich via Phabricator via llvm-commits
- [PATCH] D150803: [WebAssembly] Add a new `wasm_async` clang attribute for marking async functions.
Brendan Dahl via Phabricator via llvm-commits
- [PATCH] D151848: [X86, Peephole] Enable FoldImmediate for X86
Guozhi Wei via Phabricator via llvm-commits
- [PATCH] D149486: [RISCV] Strengthen atomic ordering for sequentially consistent stores
Paul Kirth via Phabricator via llvm-commits
- [PATCH] D144500: [BOLT] stale profile matching [part 1 out of 2]
Sergey Pupyrev via Phabricator via llvm-commits
- [PATCH] D151850: [RISCV] Model all 3 arithmetic sources of vector FMA at MC layer.
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151858: [TargetLowering][ARM][AArch64] Remove usage of NoSignedWrap/NoUnsignedWrap from AVGFLOOR/CEIL transform.
Craig Topper via Phabricator via llvm-commits
- [llvm] e731a26 - [DebugInfo][Split DWARF][LTO]: Ensure only a single CU is emitted
David Blaikie via llvm-commits
- [lld] 85af42d - [lld] add context-sensitive PGO options for MachO
Ellis Hoag via llvm-commits
- [PATCH] D125067: [RISCV] Add RISCVISD::FCLASS_VL.
Craig Topper via Phabricator via llvm-commits
- [llvm] 7eebfdd - [gn build] Port dc124cda7c78
LLVM GN Syncbot via llvm-commits
- [PATCH] D151380: [ModuleInliner] Try moving function-simplification before module inliner
Mingming Liu via Phabricator via llvm-commits
- [PATCH] D151794: [Analysis][LoongArch] Add sign extension for i32 parameters and returns
WÁNG Xuěruì via Phabricator via llvm-commits
- [llvm] fe6716a - [Analysis][LoongArch] Add sign extension for i32 parameters and returns
Weining Lu via llvm-commits
- [llvm] 490cd11 - [RISCV] Update some tests that used "interrupt"="user". NFC
Craig Topper via llvm-commits
- [llvm] ff471dc - [SCEV] Fix verification of SCEV multiples.
Joshua Cao via llvm-commits
- [PATCH] D151863: [x86][MC] Fix movdir64b addressing
Akshay Khadse via Phabricator via llvm-commits
- [PATCH] D151864: Strip stabs symbols in Mach-O when stripping debug info
Mike Hommey via Phabricator via llvm-commits
- [llvm] 46c59a5 - [SCEV][NFC] Refactor range computation for AddRec to pass around APInt
Joshua Cao via llvm-commits
- [polly] 6ed152a - [SCEV] Compute AddRec range computations using different type BECount
Joshua Cao via llvm-commits
- [llvm] eabf1d3 - [RISCV] check pointer before dereference
Piyou Chen via llvm-commits
- [PATCH] D149864: [M68k] Add new calling convention M68k_RTD
Sheng via Phabricator via llvm-commits
- [llvm] 78a2240 - [RISCV][NFC] Add isF argument to SchedSEWSet
via llvm-commits
- [PATCH] D128059: [Clang] Add a warning on invalid UTF-8 in comments.
Wanda Golden via Phabricator via llvm-commits
- [llvm] 801dd88 - [X86][BF16] Fix 2 crashes with vector broadcast
Phoebe Wang via llvm-commits
- [PATCH] D151866: [LoopPeel] Reduce peel count for chains of invariant phis.
Joshua Cao via Phabricator via llvm-commits
- [PATCH] D151177: [RISCV] Add i32 as a legal type for GPR register class.
Craig Topper via Phabricator via llvm-commits
- [PATCH] D151021: [llvm-exegesis] Introduce Subprocess Executor Mode
Aiden Grossman via Phabricator via llvm-commits
- [PATCH] D151024: [llvm-exegesis] Add memory annotation parsing
Aiden Grossman via Phabricator via llvm-commits
- [PATCH] D151039: [Docs][llvm-exegesis] Add documentation for memory
Aiden Grossman via Phabricator via llvm-commits
- [PATCH] D146023: [AMDGPU] Remove Code Object V2
Pierre van Houtryve via Phabricator via llvm-commits
- [compiler-rt] dfb3693 - [ValueTracking] Directly use KnownBits shift functions
Nikita Popov via llvm-commits
- [PATCH] D149740: [InlineCost][TargetTransformInfo][AMDGPU] Consider cost of alloca instructions in the caller (1/2)
Juan Manuel Martinez Caamaño via Phabricator via llvm-commits
- [llvm] cd888e6 - [InstCombine] Fix worklist management in foldPHIArgIntToPtrToPHI()
Nikita Popov via llvm-commits
- [llvm] e79fac2 - [AArch64] Adjust costs of i1 and/or/xor reductions
David Green via llvm-commits
- [llvm] 53a483c - [DWP] add overflow check for llvm-dwp tools if offset overflow
Zhang Qing Shan via llvm-commits
- [llvm] 63babf5 - [InstCombine] Fix worklist management in transformToIndexedCompare()
Nikita Popov via llvm-commits
- [PATCH] D145163: Add support for vectorization of interleaved memory accesses for scalable VF
Graham Hunter via Phabricator via llvm-commits
- [llvm] b7e110f - [X86] Align stack to 16-bytes on 32-bit with X86_INTR call convention
Phoebe Wang via llvm-commits
- [llvm] b9e328f - [InstCombine] Fix worklist management in rewriteGEPAsOffset() more thoroughly
Nikita Popov via llvm-commits
- [PATCH] D151870: [ARM] Increase cost of unaligned double and float loads
Sam Tebbs via Phabricator via llvm-commits
- [PATCH] D151871: [RISCV][NFC] Use common prefix to simplify test.
Jianjian Guan via Phabricator via llvm-commits
- [PATCH] D148915: [TableGen] Introduce function and lambda
Wang Pengcheng via Phabricator via llvm-commits
- [PATCH] D151152: [compiler-rt] Avoid memintrinsic calls inserted by the compiler
Marco Elver via Phabricator via llvm-commits
- [llvm] eb764a7 - [AArch64] Increase the cost of i1 inserts / extracts
David Green via llvm-commits
- [PATCH] D151189: [AArch64] Increase the cost of i1 inserts / extracts
Dave Green via Phabricator via llvm-commits
- [llvm] 8e58fdd - [X86] Fix masked store scheduler ports for skylake models
Simon Pilgrim via llvm-commits
- [PATCH] D147218: [OpenMP][Flang][MLIR] Lowering of OpenMP requires directive from parse tree to MLIR
Sergio Afonso via Phabricator via llvm-commits
- [PATCH] D151877: [IndVars] Add check of loop invariant for indirect use
Allen zhong via Phabricator via llvm-commits
- [PATCH] D151878: [GlobalIsel][X86] Update legalization of G_ADD/G_SUB
Simon Pilgrim via Phabricator via llvm-commits
- [llvm] 50dfc9e - [LoopLoadElimination] Add support for stride equal to -1
Igor Kirillov via llvm-commits
- [PATCH] D149966: [SLP]Include cost of the reshuffling for same nodes with resizing.
Alexey Bataev via Phabricator via llvm-commits
- [llvm] 9694e0f - [X86] Add test for PR63055 (NFC)
Nikita Popov via llvm-commits
- [PATCH] D151883: [SDAG] Fix incorrect use of undef for boolean contents (PR63055)
Nikita Popov via Phabricator via llvm-commits
- [llvm] e2490b7 - [AMDGPU] New test case where it is better not to form FMA
Jay Foad via llvm-commits
- [PATCH] D140528: [msan] Add msan support for loongarch64
Youling Tang via Phabricator via llvm-commits
- [llvm] 559d47a - [SCCP] Constant propagation through freeze instruction
Nikita Popov via llvm-commits
- [llvm] e506bfa - [SDAG] Fix incorrect use of undef for boolean contents (PR63055)
Nikita Popov via llvm-commits
- [llvm] 357a002 - [InstCombine] Remove old add in foldLShrOverflowBit()
Nikita Popov via llvm-commits
- [llvm] 223f9b0 - Revert "[SCCP] Constant propagation through freeze instruction"
Nikita Popov via llvm-commits
- [llvm] 9485d98 - [InstCombine] Disable generation of fshl/fshr for rotates
Paulo Matos via llvm-commits
- [PATCH] D150768: [SVE ACLE] Canonicalise SVE merging intrinsics -- part 1
Jolanta Jensen via Phabricator via llvm-commits
- [PATCH] D151424: [CodeGen] Make use of MachineInstr::all_defs and all_uses. NFCI.
Quentin Colombet via Phabricator via llvm-commits
- [PATCH] D151254: InstSimplify: Require instruction be parented
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D151886: InstSimplify: Remove null parent checks
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D145218: PHI-def LIveInterval's LaneMask can be calculated by subranges LaneMask when Reg has SubRanges.
Quentin Colombet via Phabricator via llvm-commits
- [PATCH] D151887: InstSimplify: Start cleaning up simplifyFCmpInst
Matt Arsenault via Phabricator via llvm-commits
- [llvm] 0213c6d - [InstCombine] Use DL-aware constant folding for phi compare
Nikita Popov via llvm-commits
- [PATCH] D133103: [PowerPC] Improve kill flag computation and add verification after MI peephole
Amy Kwan via Phabricator via llvm-commits
- [llvm] 9290199 - [AMDGPU] New test case where we should not form FMA
Jay Foad via llvm-commits
- [PATCH] D150870: [lld][Arm] Big Endian - Byte invariant support.
Simi Pallipurath via Phabricator via llvm-commits
- [PATCH] D149440: [yaml2obj] Add support for load config section data.
Jacek Caban via Phabricator via llvm-commits
- [PATCH] D151890: [DAGCombiner] Do not fold fadd (fmul x, y), (fmul x, y) -> fma x, y, (fmul x, y)
Jay Foad via Phabricator via llvm-commits
- [PATCH] D150384: [CodeGenPrepare] Fix for using outdated/corrupt LoopInfo
Momchil Velikov via Phabricator via llvm-commits
- [PATCH] D151423: [MachineInstr] Implement new operand accessors all_defs and all_uses
Jay Foad via Phabricator via llvm-commits
- [PATCH] D151891: Allow configuring BOLT runtime instrumentation library max. allocation size
Jakub Beránek via Phabricator via llvm-commits
- [llvm] f3269a9 - [BOLT][CMake] Redo the build and install targets
Petr Hosek via llvm-commits
- [PATCH] D151666: [IPSCCP] Decouple queries for function analysis results.
Alexandros Lamprineas via Phabricator via llvm-commits
- [llvm] cfe51db - [NFC][TargetTransformInfo] Make getInliningThreholdMultiplier and getInlinerVectorBonusPercent const
Juan Manuel MARTINEZ CAAMAÑO via llvm-commits
- [PATCH] D149739: [NFC][TargetTransformInfo] Make getInliningThreholdMultiplier and getInlinerVectorBonusPercent const
Juan Manuel Martinez Caamaño via Phabricator via llvm-commits
- [PATCH] D150860: [OpenMP] Change clang emitTargetDataCalls to use OMPIRBuilder
Jan-Patrick Lehr via Phabricator via llvm-commits
- [llvm] 3b912e2 - [LV] Bail out on loop-variant steps when rewriting SCEV exprs.
Florian Hahn via llvm-commits
- [llvm] b7052fa - [DAGCombiner] Do not fold fadd (fmul x, y), (fmul x, y) -> fma x, y, (fmul x, y)
Jay Foad via llvm-commits
- [PATCH] D151894: [AArch64] Neoverse V2 scheduling model
Ricardo Jesus via Phabricator via llvm-commits
- [llvm] b1f4168 - [IPSCCP] Decouple queries for function analysis results.
Alexandros Lamprineas via llvm-commits
- [llvm] 2e9495b - [gn build] Port ee6ec2c5f1a5
LLVM GN Syncbot via llvm-commits
- [llvm] 06bb948 - [ThinLTO] Restructure promotion / internalization decisions (NFC)
Teresa Johnson via llvm-commits
- [llvm] 11b5b2a - [MachineInstr] Implement new operand accessors all_defs and all_uses
Jay Foad via llvm-commits
- [PATCH] D151898: [RISCV] Guard Advance Interrupt Architecture CSRs with Smaia and Ssaia extensions.
garvit gupta via Phabricator via llvm-commits
- [PATCH] D146218: [AArch64][CodeGen] Lower (de)interleave2 intrinsics to ld2/st2
Paul Walker via Phabricator via llvm-commits
- [PATCH] D151899: [BOLT] Instrumentation: Initial instrumentation support for AArch64
Elvina Yakubova via Phabricator via llvm-commits
- [PATCH] D147547: [AMDGPU] Add buffer intrinsics that take resources as pointers
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D151901: [BOLT] Instrumentation: Add support for MacOS counters
Elvina Yakubova via Phabricator via llvm-commits
- [llvm] 8998ff5 - Revert "[ARM] Allow D-reg copies to use VMOVD with fpregs64"
David Green via llvm-commits
- [llvm] 217709c - remove Demangle/StringView.h
Nick Desaulniers via llvm-commits
- [PATCH] D130315: [DWARF][BOLT] Implement new mechanism for DWARFRewriter
Alexander Yermolovich via Phabricator via llvm-commits
- [PATCH] D151905: add s17
Thorsten via Phabricator via llvm-commits
- [PATCH] D151906: [BOLT][DWARF] Fix new debug re-writer
Alexander Yermolovich via Phabricator via llvm-commits
- [llvm] 8a72906 - [gn build] Port 217709cbae34
LLVM GN Syncbot via llvm-commits
- [PATCH] D151907: mend
Thorsten via Phabricator via llvm-commits
- [PATCH] D151908: [BOLT][DWARF] Output DWO files as they are being processed
Alexander Yermolovich via Phabricator via llvm-commits
- [PATCH] D132384: [AArch64][PAC] Select MOVK for ptrauth.blend intrinsic.
Anatoly Trosinenko via Phabricator via llvm-commits
- [PATCH] D151909: [BOLT][DWARF] Change to process and write out TUs first, then CUs in batches.
Alexander Yermolovich via Phabricator via llvm-commits
- [PATCH] D109049: [SLP] Support llvm.isnan in vectorizer
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D149331: [LCSSA] Don't invalidate entire loop in SCEV
Vasileios Porpodas via Phabricator via llvm-commits
- [PATCH] D149675: [Demangle] convert itaniumDemangle and nonMicrosoftDemangle to use std::string_view
Nick Desaulniers via Phabricator via llvm-commits
- [PATCH] D151003: [Damangle] convert dlangDemangle to use std::string_view
Nick Desaulniers via Phabricator via llvm-commits
- [PATCH] D149784: [Damangle] convert rustDemangle to use std::string_view
Nick Desaulniers via Phabricator via llvm-commits
- [PATCH] D151911: [LVI] Handle icmp of ashr.
Amara Emerson via Phabricator via llvm-commits
- [lld] 2b4c13f - [ARM] Emit code alignment after .arm and .thumb directives
Fangrui Song via llvm-commits
- [PATCH] D130315: [BOLT][DWARF] Implement new mechanism for DWARFRewriter
Alexander Yermolovich via Phabricator via llvm-commits
- [llvm] e48b1e8 - [LV] Split off invariance check from isUniform (NFCI).
Florian Hahn via llvm-commits
- [compiler-rt] 2de54b9 - [tsan] Invoke malloc/free hooks on darwin
Jin Xin Ng via llvm-commits
- [llvm] 5022fc2 - [CodeGen] Make use of MachineInstr::all_defs and all_uses. NFCI.
Jay Foad via llvm-commits
- [PATCH] D151915: [GlobalIsel][X86] Legalize G_BSWAP III
Thorsten via Phabricator via llvm-commits
- [PATCH] D151916: [DAG] Peek through any trunc/zext when combining select into shifts.
Amaury SECHET via Phabricator via llvm-commits
- [PATCH] D149759: [symbolizer] Support symbol lookup
Serge Pavlov via Phabricator via llvm-commits
- [llvm] 09515f2 - [SDAG] Preserve unpredictable metadata, teach X86CmovConversion to respect this metadata
Dávid Bolvanský via llvm-commits
- [PATCH] D71742: Added intrinsics for access to FP environment
Serge Pavlov via Phabricator via llvm-commits
- [PATCH] D150297: [X86] Use RIP-relative addressing for data under large data threshold for medium code model
Arthur Eubanks via Phabricator via llvm-commits
- [PATCH] D150921: [KnownBits] Cleanup some misspelling / logic in {u,s}div
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D151920: [BOLT] Instrumentation: Fix tests
Elvina Yakubova via Phabricator via llvm-commits
- [llvm] c20a9bb - Allow configuring InlinerThreshold in C bindings for the new pass manager
Arthur Eubanks via llvm-commits
- [PATCH] D151923: [APFloat] Add APFloat semantic support for TF32
Jeremy Furtek via Phabricator via llvm-commits
- [PATCH] D151930: [X86][MC] Use MCInstrDesc to access CondCode operand
Amir Ayupov via Phabricator via llvm-commits
- [PATCH] D151932: Add dsymutil dwarf5 tests for darwin
Shubham Sandeep Rastogi via Phabricator via llvm-commits
- [PATCH] D151933: [DebugInfo] Return an error from DWARFUnitHeader::applyIndexEntry
Alex Langford via Phabricator via llvm-commits
- [PATCH] D149288: [X86] Introduce a large data threshold for the medium code model
Reid Kleckner via Phabricator via llvm-commits
- [llvm] 6a28d3c - [FuzzMutate] Avoid calling function with metadata/token parameter/return type for `InsertFunctionStrategy`
Peter Rong via llvm-commits
- [PATCH] D150627: [FuzzMutate] Avoid calling function with metadata/token parameter/return type for `InsertFunctionStrategy`
Peter Rong via Phabricator via llvm-commits
- [PATCH] D151934: InstCombine: Recognize fneg when performed as bitcasted integer
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D151936: [FuzzMutate] Handle BB with no predecessor and avoid insertion after `musttail call`
Henry Yu via Phabricator via llvm-commits
- [PATCH] D151937: InstCombine: Recognize fabs as bitcasted integer
Matt Arsenault via Phabricator via llvm-commits
- [llvm] f166b39 - [RISCV] Rename VPseudoBinaryTailPolicy to VPseudoTernaryMaskPolicy. NFC
Craig Topper via llvm-commits
- [PATCH] D151939: InstCombine: Recognize fneg(fabs) as bitcasted integer
Matt Arsenault via Phabricator via llvm-commits
- [compiler-rt] 6df9b06 - [Sanitizers][Darwin][ASanABI] Fix architecture config for ASan Abi
Blue Gaston via llvm-commits
- [PATCH] D151936: [FuzzMutate] Handle BB without predecessor, avoid insertion after `musttail call`, avoid sinking token type
Henry Yu via Phabricator via llvm-commits
- [PATCH] D151601: Coalesce register classes for {i16,f16,bf16}, {i32,v2f16,v2bf16}
Artem Belevich via Phabricator via llvm-commits
- [llvm] ee27e5d - [TargetLowering][ARM][AArch64] Remove usage of NoSignedWrap/NoUnsignedWrap from AVGFLOOR/CEIL transform.
Craig Topper via llvm-commits
- [llvm] 7f374b6 - [GlobalISel] Delete code in GIMatcher complaining about unreachable rules.
Amara Emerson via llvm-commits
- [PATCH] D151942: [BOLT] Instrumentation: AArch64 instrumentation support in runtime
Elvina Yakubova via Phabricator via llvm-commits
- [PATCH] D142569: [OpenMP] Introduce kernel environment
Shilei Tian via Phabricator via llvm-commits
- [PATCH] D151943: [InstCombine] Propagate some func/arg/ret attributes from caller to callsite
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151644: [InstCombine] Propagating `nocapture` flag to callsites
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D150922: [KnownBits] Return `0` for poison {s,u}div inputs
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D150923: [KnownBits] Factor out and improve the lowbit computation for {u,s}div
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D151562: [ValueTracking] Remove ORE argument (NFC-ish)
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D151432: [NFC][RFC][TableGen] Split GlobalISelEmitter.cpp
Amara Emerson via Phabricator via llvm-commits
- [llvm] 10e422d - [gn build] Port d51a84b4059c
LLVM GN Syncbot via llvm-commits
- [PATCH] D151945: Introduce G_OPAQUE and use it to prevent constant folding hoisted constants.
Amara Emerson via Phabricator via llvm-commits
- [PATCH] D150179: [GlobalISel] Hide hoisted constants behind G_BITCAST to prevent folding.
Amara Emerson via Phabricator via llvm-commits
- [PATCH] D148575: ValueTracking: Handle cannotBeOrderedLessThanZero for fadd
Matt Arsenault via Phabricator via llvm-commits
- [llvm] 94a8be4 - [RISCV] Move vslideup/down tablegen classes together. NFC
Craig Topper via llvm-commits
- [llvm] 37cfcfc - [RISCV] Separate slideup/down pseudoinstructions from FMA instructions earlier in the class hierarchy.
Craig Topper via llvm-commits
- [llvm] 8609df7 - AMDGPU: Refine undef handling for llvm.amdgcn.class intrinsic
Matt Arsenault via llvm-commits
- [PATCH] D151340: AMDGPU: Refine undef handling for llvm.amdgcn.class intrinsic
Matt Arsenault via Phabricator via llvm-commits
- [lld] c8ea669 - [lld][COFF] Retry failed paths to take advantage of winsysroot search paths
Arthur Eubanks via llvm-commits
- [PATCH] D151946: [CMake] Add /winsysroot to lld-link when LLVM_WINSYSROOT is specified
Arthur Eubanks via Phabricator via llvm-commits
- [llvm] 9c6bee6 - [RISCV][GlobalISel] Add lowerCall for calling convention
Nitin John Raj via llvm-commits
- [PATCH] D144336: [GlobalISel] Fix DIVREM combine from inserting a divrem before its operands' defs.
Amara Emerson via Phabricator via llvm-commits
- [PATCH] D144911: adding bf16 support to NVPTX
Manish Gupta via Phabricator via llvm-commits
- [llvm] 0a043e6 - [RISCV][GlobalISel] Remove unused variable 'Index' (NFC)
Jie Fu via llvm-commits
- [PATCH] D151948: [BOLT][NFC] Drop MMap events for deleted files
Amir Ayupov via Phabricator via llvm-commits
- [PATCH] D76007: [TableGen][GlobalISel] Account for HwMode in RegisterBank register sizes
Nitin John Raj via Phabricator via llvm-commits
- [PATCH] D123803: [WIP][llvm] A Unified LTO Bitcode Frontend
Matthew Voss via Phabricator via llvm-commits
- [PATCH] D123804: [WIP][clang][lld] A Unified LTO Bitcode Frontend
Matthew Voss via Phabricator via llvm-commits
- [llvm] 15a719d - [X86][MC] Use MCInstrDesc to access CondCode operand
Amir Ayupov via llvm-commits
- [PATCH] D144941: [m68k] Add TLS Support
Sheng via Phabricator via llvm-commits
- [llvm] 258cd1f - [FuzzMutate] Handle BB without predecessor, avoid insertion after `musttail call`, avoid sinking token type
Peter Rong via llvm-commits
- [PATCH] D143248: Emit CFI directives in epilogue and enable CFIFixup pass for RISC-V.
Varun Kumar E via Phabricator via llvm-commits
- [PATCH] D151965: [ThinLTO] Fix internalization decisions for weak/linkonce ODR
Teresa Johnson via Phabricator via llvm-commits
- [PATCH] D151967: [RISCV] Improve selection for vector fpclass.
Jianjian Guan via Phabricator via llvm-commits
- [llvm] 9823c39 - [RISCV][NFC] Use common prefix to simplify test.
Jianjian GUAN via llvm-commits
- [PATCH] D143044: [InstCombine][NFC] Add tests pre-implementation of issue #54856
Noah Goldstein via Phabricator via llvm-commits
- [llvm] 2e87ed8 - [AMDGPU] WQM: Allow insertion of exact mode transition as terminator
Carl Ritson via llvm-commits
- [PATCH] D151969: [RISCV] Add RISCVISD nodes for vfwadd/vfwsub.
Craig Topper via Phabricator via llvm-commits
- [llvm] 76cc78d - [RISCV] Modify a tablegen multiclass for a future patch. NFC
Craig Topper via llvm-commits
- [PATCH] D151972: [flang][openacc] Add parsing support for dim in gang clause
Valentin Clement via Phabricator via llvm-commits
- [PATCH] D151974: [flang][openacc] Add parser support for the force modifier in the collapse clause
Valentin Clement via Phabricator via llvm-commits
- [PATCH] D151977: [X86][NFC]Use ref instead copy in for loop for SDValue::op_values()
Wang, Xin via Phabricator via llvm-commits
- [PATCH] D148622: [LoongArch] Align functions and loops better according to uarch
WÁNG Xuěruì via Phabricator via llvm-commits
- [llvm] 97b5cc2 - [ValueTracking] Remove ORE argument (NFC-ish)
Nikita Popov via llvm-commits
- [llvm] 0930ee8 - [SimplifyLibCalls] Fix isKnownNeverInfinity() call after ORE removal
Nikita Popov via llvm-commits
- [PATCH] D149423: [ValueTracking] Use knownbits interface for determining if `div`/`rem` are safe to speculate
Noah Goldstein via Phabricator via llvm-commits
- [llvm] 8db674a - [X86] Add schedule module for SapphireRapids
Haohai Wen via llvm-commits
- [llvm] 5563543 - Fix isKnownNeverInfOrNaN() call in AMDGPU after ORE removal 97b5cc214aee48e30391bfcd2cde4252163d7406
Haojian Wu via llvm-commits
- [PATCH] D148713: [LegalizeTypes][VP] Widen load/store of fixed length vectors to VP ops
Fraser Cormack via Phabricator via llvm-commits
- [llvm] 1efbef4 - [MI] Don't use std::function for all_uses/all_defs iterators (NFC)
Nikita Popov via llvm-commits
- [PATCH] D149946: [LoongArch] Define `ual` feature and override `allowsMisalignedMemoryAccesses`
WÁNG Xuěruì via Phabricator via llvm-commits
- [PATCH] D151979: [RISCV] Handle "o" inline asm memory constraint
Wang Pengcheng via Phabricator via llvm-commits
- [llvm] 75cdd1c - [AArch64] Add additional zext/mull tests.
Florian Hahn via llvm-commits
- [llvm] fb447e7 - [LoongArch] Use Subtarget consistently during LoongArchISelLowering init. NFC
Weining Lu via llvm-commits
- [llvm] 371835e - [ValueTracking] Replace Query with SimplifyQuery (NFC)
Nikita Popov via llvm-commits
- [llvm] 3ac9aa2 - [GlobalIsel][X86] Legalize G_BSWAP III
Thorsten Schütt via llvm-commits
- [PATCH] D151981: [AArch64] Complete the list of extensions supported by .arch and .arch_extension
Martin Storsjö via Phabricator via llvm-commits
- [PATCH] D151982: [AArch64] Make .arch without extra features actually take effect
Martin Storsjö via Phabricator via llvm-commits
- [llvm] a68cd63 - [GlobalIsel][X86] Update legalization of G_ADD/G_SUB
Simon Pilgrim via llvm-commits
- [llvm] e97b8a7 - [AArch64] Don't use tbl lowering if ZExt can be folded into user.
Florian Hahn via llvm-commits
- [llvm] dc63b35 - [SVE ACLE] Extend IR combines for fmul, fsub, fadd to cover _u variants
Jolanta Jensen via llvm-commits
- [PATCH] D150768: [SVE ACLE] Extend IR combines for fmul, fsub, fadd to cover _u variants
Jolanta Jensen via Phabricator via llvm-commits
- [PATCH] D151986: UniformityAnalysis: Skip computation with no branch divergence
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D151987: TTI: Add function to hasBranchDivergence
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D151988: LoopVectorize: extend SelectCmp pattern for non-invariants
Ramkumar Ramachandra via Phabricator via llvm-commits
- [PATCH] D151989: [AppleAccelTable][NFC] Refactor equal_range code
Felipe de Azevedo Piovezan via Phabricator via llvm-commits
- [llvm] fa45fb7 - [InstCombine] Handle assumes in multi-use demanded bits simplification
Nikita Popov via llvm-commits
- [PATCH] D151341: AMDGPU: Special case uniformity info for single lane workgroups
Matt Arsenault via Phabricator via llvm-commits
- [llvm] 2fef38f - SimpleLoopUnswitch: Add missing test coverage for divergent target check
Matt Arsenault via llvm-commits
- [llvm] 39b680f - [ValueTracking] Use correct struct kind for forward declaration (NFC)
Nikita Popov via llvm-commits
- [llvm] 0ab4ffa - [GlobalIsel][X86] Move G_BSWAP/G_CTPOP/G_CTLZ legalization before legacy handling
Simon Pilgrim via llvm-commits
- [PATCH] D151991: [AMDGPU] Add amdgpu_cs_chain[_preserve] CCs to IR & verifier
Diana Picus via Phabricator via llvm-commits
- [PATCH] D151992: [RISCV] Avoid illegal DAG combination for strict-fp nodes.
Yeting Kuo via Phabricator via llvm-commits
- [PATCH] D151994: [AMDGPU] Add amdgpu_cs_chain[_preserve] CCs to IR & verifier
Diana Picus via Phabricator via llvm-commits
- [compiler-rt] 4b1eb4c - [compiler-rt] Avoid memintrinsic calls inserted by the compiler
Marco Elver via llvm-commits
- [PATCH] D151995: [AMDGPU] Add llvm.amdgcn.cs.chain intrinsic to IR & verifier
Diana Picus via Phabricator via llvm-commits
- [PATCH] D151996: [AMDGPU] Start documenting calling conventions. NFC
Diana Picus via Phabricator via llvm-commits
- [llvm] db3d6ac - [GlobalIsel][X86] Regenerate G_ADD/G_SUB vector legalization tests
Simon Pilgrim via llvm-commits
- [llvm] ec24d36 - [GlobalIsel][X86] Add G_ADD/G_SUB i8/i16 and promotion legalization tests
Simon Pilgrim via llvm-commits
- [PATCH] D151997: [AMDGPU] Document amdgpu_cs_chain[_preserve] CCs. NFC
Diana Picus via Phabricator via llvm-commits
- [compiler-rt] 4ad6a0c - Fix "[compiler-rt] Avoid memintrinsic calls inserted by the compiler"
Marco Elver via llvm-commits
- [PATCH] D146737: [AMDGPU] Trim zero components from buffer and image stores
Mateja Marjanovic via Phabricator via llvm-commits
- [PATCH] D146774: [AMDGPU][IGLP]: Add rules to SchedGroups
Jeffrey Byrnes via Phabricator via llvm-commits
- [PATCH] D151999: [llvm-tblgen] Fix parser error when using generic used as index
Guillaume Gomez via Phabricator via llvm-commits
- [PATCH] D147219: [OpenMP][Flang][MLIR] Lowering of requires directive from MLIR to LLVM IR
Sergio Afonso via Phabricator via llvm-commits
- [llvm] a854f06 - [AArch64] Add SVE predicated operations tests. NFC
David Green via llvm-commits
- [PATCH] D149773: [AMDGPU][IGLP] Add iglp_opt(1) strategy for single wave gemms
Jeffrey Byrnes via Phabricator via llvm-commits
- [compiler-rt] fc011a7 - Fix "[compiler-rt] Avoid memintrinsic calls inserted by the compiler"
Marco Elver via llvm-commits
- [compiler-rt] 8e54794 - Revert "[compiler-rt] Avoid memintrinsic calls inserted by the compiler"
Marco Elver via llvm-commits
- [PATCH] D149722: [AIX][TLS] Generate 64-bit local-exec access code sequence
Kamau Bridgeman via Phabricator via llvm-commits
- [PATCH] D152001: [RISCV][SLP] Inflate insert/extract costs on very small vectors
Philip Reames via Phabricator via llvm-commits
- [llvm] d01ddfe - [GlobalIsel][X86] Move G_SDIV/G_SREM/G_UDIV/G_UREM legalization before legacy handling and merge 32-bit/64-bit handling
Simon Pilgrim via llvm-commits
- [llvm] 6d8f889 - [GlobalIsel][X86] Move G_SHL/G_LSHR/G_ASHR legalization before legacy handling and merge 32-bit/64-bit handling
Simon Pilgrim via llvm-commits
- [llvm] 4c5355d - [GlobalIsel][X86] Merge LZCNT 32-bit and 64-bit test coverage
Simon Pilgrim via llvm-commits
- [PATCH] D152004: [SVE ACLE] Apply the IR combine for mul to the mul_u variant
Jolanta Jensen via Phabricator via llvm-commits
- [compiler-rt] 2f08a08 - [scudo] Support importing custom configuration
Chia-hung Duan via llvm-commits
- [llvm] 94cefe4 - [PowerPC] Add DFP compare instructions.
Stefan Pintilie via llvm-commits
- [PATCH] D150899: [PowerPC] Add DFP compare instructions.
Stefan Pintilie via Phabricator via llvm-commits
- [PATCH] D152005: [SVE ACLE] Implement IR combines to convert intrinsics used for _m C/C++ builtins
Jolanta Jensen via Phabricator via llvm-commits
- [llvm] eb354f0 - [gn build] Port c28506ba4b69
Nico Weber via llvm-commits
- [llvm] d72545b - [gn build] Port c28506ba4b69 more
Nico Weber via llvm-commits
- [llvm] 2f9a4d3 - [GlobalISel][X86] Add G_CTLZ_ZERO_UNDEF legalization handling
Simon Pilgrim via llvm-commits
- [llvm] 4fcbe5f - Revert rG2f9a4d308d4517eee85e373bc09920f85f91fdcd "[GlobalISel][X86] Add G_CTLZ_ZERO_UNDEF legalization handling"
Simon Pilgrim via llvm-commits
- [llvm] bbf96e6 - [RISCV] Simplify vector instruction multiclasses. NFC
Craig Topper via llvm-commits
- [PATCH] D151601: [NVPTX] Coalesce register classes for {i16,f16,bf16}, {i32,v2f16,v2bf16}
Artem Belevich via Phabricator via llvm-commits
- [PATCH] D151601: [NVPTX] Coalesce register classes for {i16,f16,bf16}, {i32,v2f16,v2bf16}
Justin Lebar via Phabricator via llvm-commits
- [PATCH] D151601: [NVPTX] Coalesce register classes for {i16,f16,bf16}, {i32,v2f16,v2bf16}
Artem Belevich via Phabricator via llvm-commits
- [PATCH] D151601: [NVPTX] Coalesce register classes for {i16,f16,bf16}, {i32,v2f16,v2bf16}
Artem Belevich via Phabricator via llvm-commits
- [PATCH] D152019: [RISCV][CostModel] Model vrgather.vv as being quadradic in LMUL
Philip Reames via Phabricator via llvm-commits
- [llvm] c6b2d25 - Constexprify all eligible functions in MCRegister and Register
Krzysztof Parzyszek via llvm-commits
- [PATCH] D152020: [RISCV] Split scheduler classes for vector min/max from compares.
Craig Topper via Phabricator via llvm-commits
- [PATCH] D152022: [CodeGen] Add support for reductions in ComplexDeinterleaving pass
Igor Kirillov via Phabricator via llvm-commits
- [llvm] 2831a27 - [KCFI] Emit debugtrap to make indirect call checks recoverable
Sami Tolvanen via llvm-commits
- [PATCH] D152025: [CodeGen] Add pre-commit tests for D152022
Igor Kirillov via Phabricator via llvm-commits
- [llvm] 1f30087 - [RISCV] Remove optype parameter from most V instruction multiclasses. NFC
Craig Topper via llvm-commits
- [PATCH] D152026: [AMDGPU] WIP: Use implicit operands instead of RegScavenger for AGPR copy lowering on gfx908
Jeffrey Byrnes via Phabricator via llvm-commits
- [llvm] a15eb89 - [TableGen] Allow bit fields in SearchableTables.
Stanislav Mekhanoshin via llvm-commits
- [PATCH] D151756: [TableGen] Allow bit fields in SearchableTables.
Stanislav Mekhanoshin via Phabricator via llvm-commits
- [compiler-rt] 6b3ae49 - [sanitizer] Calculate Range sets intersection
Vitaly Buka via llvm-commits
- [PATCH] D152030: [RISCV] Switch vwsll.v* instructions to use the VSHT_IV_V_X_I class instead of VALU_IV_V_X_I.
Craig Topper via Phabricator via llvm-commits
- [PATCH] D152033: TTI: Pass function to hasBranchDivergence in a few passes
Matt Arsenault via Phabricator via llvm-commits
- [compiler-rt] c42e555 - [NFC][sanitizer] Delegate ArrayRef constructors
Vitaly Buka via llvm-commits
- [compiler-rt] 0375a2d - [NFC][sanitizer] Avoid O(N^2) algorithm
Vitaly Buka via llvm-commits
- [compiler-rt] 99dc683 - [NFC][lsan] Use hash table to track root regions
Vitaly Buka via llvm-commits
- [PATCH] D149588: clang: Start emitting intrinsic for __builtin_ldexp*
Matt Arsenault via Phabricator via llvm-commits
- [llvm] 61e1c3d - [Demangle] convert itaniumDemangle and nonMicrosoftDemangle to use std::string_view
Nick Desaulniers via llvm-commits
- [llvm] 12d967c - [Damangle] convert rustDemangle to use std::string_view
Nick Desaulniers via llvm-commits
- [llvm] 1536e29 - InstSimplify: Require instruction be parented
Matt Arsenault via llvm-commits
- [llvm] 2ca21e8 - InstSimplify: Remove null parent checks
Matt Arsenault via llvm-commits
- [llvm] f5371eb - [Damangle] convert dlangDemangle to use std::string_view
Nick Desaulniers via llvm-commits
- [PATCH] D152039: [RISCV] Remove uses of RISCVII::hasMergeOp from RISCVDAGToDAGISel.cpp
Craig Topper via Phabricator via llvm-commits
- [PATCH] D143335: [AMDGPU] Use instruction order in machine function to process workList of moveToVALU
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D152041: [profi] Move out base definitions into SampleProfileInferenceBase header
Amir Ayupov via Phabricator via llvm-commits
- [compiler-rt] 6a2e0cb - Properly restore SP tag on exceptions
Florian Mayer via llvm-commits
- [lld] 456468a - [ThinLTO] Fix internalization decisions for weak/linkonce ODR
Teresa Johnson via llvm-commits
- [PATCH] D152042: [Demangle] convert is*Encoding to use std::string_view
Nick Desaulniers via Phabricator via llvm-commits
- [PATCH] D94740: [Attributor] Create `AAMustProgress` for the `mustprogress` attribute
Johannes Doerfert via Phabricator via llvm-commits
- [llvm] d6f994a - [InlineCost] Check for conflicting target attributes early
Kazu Hirata via llvm-commits
- [PATCH] D152043: [Support] Use C++11 attribute syntax for visibility attributes
Tom Stellard via Phabricator via llvm-commits
- [llvm] ddc7625 - [gn] port 6b3ae49d3243
Nico Weber via llvm-commits
- [compiler-rt] 0a16813 - [scudo] Add 'inline' to static secondary.h function
Caslyn Tonelli via llvm-commits
- [PATCH] D11621: AMDGPU: Mark scalar loads as rematerializable
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D131594: WORK IN PROGRESS Add Clang UEFI target to support "x86_64-unknown-uefi" triple
Prabhu Karthikeyan Rajasekaran via Phabricator via llvm-commits
- [PATCH] D136522: [libcxx] patch for implementing ranges::find_last
Konstantin Varlamov via Phabricator via llvm-commits
- [PATCH] D152049: [Inline][PGO] Skip block-frequency weighted simplified instructions in the callee when computing cycle savings
Mingming Liu via Phabricator via llvm-commits
- [PATCH] D152050: [RISCV] Begin removing hasDummyMask.
Craig Topper via Phabricator via llvm-commits
- [llvm] 84ee08c - [RISCV] Avoid illegal DAG combination for strict-fp nodes.
Yeting Kuo via llvm-commits
- [PATCH] D152051: libclang-cpp: Add external visibility attribute to all classes
Tom Stellard via Phabricator via llvm-commits
- [PATCH] D152052: Skip deadblocks in cycle saving computation
Mingming Liu via Phabricator via llvm-commits
- [llvm] fb7f50a - [CodeGen] Use DenseMapBase::lookup (NFC)
Kazu Hirata via llvm-commits
- [PATCH] D152053: [InlineCost]Account for switch instructons when the switch condition could besimplified as a result of inlines.
Mingming Liu via Phabricator via llvm-commits
- [PATCH] D151406: [Hexagon] Check if register is non-null before calling subregs_inclusive
Sergei Barannikov via Phabricator via llvm-commits
- [llvm] e501ed8 - [AMDGPU] Don't flush vmcnt for loops with use/def pairs
Austin Kerbow via llvm-commits
- [PATCH] D151126: [AMDGPU] Don't flush vmcnt for loops with use/def pairs
Austin Kerbow via Phabricator via llvm-commits
- [llvm] aa7eace - [TableGen][GlobalISel] Account for HwMode in RegisterBank register sizes
Nitin John Raj via llvm-commits
- [compiler-rt] 39aa0f5 - [CMake] Ensure `CLANG_RESOURCE_DIR` is respected.
Tom Stellard via llvm-commits
- [PATCH] D141907: [CMake] Ensure `CLANG_RESOURCE_DIR` is respected
Junchang Liu via Phabricator via llvm-commits
- [llvm] 1ac99bc - [InstSimplify] Simplify select i1 ConstExpr, i1 true, i1 false to ConstExpr
via llvm-commits
- [llvm] 57dc16f - [llvm] Strip stabs symbols in Mach-O when stripping debug info
via llvm-commits
- [PATCH] D152054: [OpenMP] Codegen support for thread_limit on target directive
Sandeep via Phabricator via llvm-commits
- [llvm] d072d11 - Revert "[CMake] Ensure `CLANG_RESOURCE_DIR` is respected."
Martin Storsjö via llvm-commits
- [PATCH] D152056: [MemCpyOpt] Remove unnecessary bitcast for ByValOptimization (NFC)
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D152058: [CMake] Disable exceptions in cpp-httplib
Aiden Grossman via Phabricator via llvm-commits
- [PATCH] D152059: [AVR] Replace shift-to-loop IR pass with common shift code
Patryk Wychowaniec via Phabricator via llvm-commits
- [PATCH] D152060: [Docs][CMake] Add LLVM_ENABLE_HTTPLIB to CMake options list
Aiden Grossman via Phabricator via llvm-commits
- [llvm] 41f8b6f - [GlobalIsel][X86] Regenerate G_MUL scalar legalization tests
Simon Pilgrim via llvm-commits
- [llvm] 2f62803 - coach UpdateTestChecks to filter out certain symbol aliases for m68k
via llvm-commits
- [llvm] 6595cb1 - [m68k] Implement BSR Instruction
via llvm-commits
- [llvm] 40d89de - [m68k] Implement absolution long addressing mode for ADDA instruction
via llvm-commits
- [PATCH] D151526: coach UpdateTestChecks to filter out certain symbol aliases for m68k
Sheng via Phabricator via llvm-commits
- [llvm] 4c2ec08 - [m68k] Add TLS Support
via llvm-commits
- [PATCH] D143315: [m68k] Implement BSR Instruction
Sheng via Phabricator via llvm-commits
- [PATCH] D143316: [m68k] Implement absolution long addressing mode for ADDA instruction
Sheng via Phabricator via llvm-commits
- [PATCH] D147800: [SystemZ] Enable MachineCombiner for FP reassociation.
Jonas Paulsson via Phabricator via llvm-commits
- [PATCH] D152063: [AVR] Support left-rotations
Patryk Wychowaniec via Phabricator via llvm-commits
- [PATCH] D152056: [MemCpyOpt] Remove unnecessary bitcast and reuse some variables for ByValOptimization (NFC)
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D152064: CI: run "apt update" before installing any packages
Charles the Thobe via Phabricator via llvm-commits
- [PATCH] D152065: [ELF] Add PT_RISCV_ATTRIBUTES
Fangrui Song via Phabricator via llvm-commits
- [llvm] 34d380e - [IndVars] Add check of loop invariant for indirect use
via llvm-commits
- [PATCH] D152066: The LaneMask of Phi-Def LiveRange should be the union of subranges' LaneMask in which the VNI is live.
michael_zhang via Phabricator via llvm-commits
- [PATCH] D152067: [ConstraintElimination] Handle equality predicates
Antonio Frighetto via Phabricator via llvm-commits
- [PATCH] D152068: (WIP) [InstCombine] add overflow checking on AddSub
Kohei Asano via Phabricator via llvm-commits
- [llvm] 2a8c1fd - [MCA] Modernize Pipeline (NFC)
Kazu Hirata via llvm-commits
- [PATCH] D152068: [InstCombine] add overflow checking on AddSub `C-(X+C2) --> (C-C2)-X`
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D152064: CI: run "apt update" once per job before installing packages
Charles the Thobe via Phabricator via llvm-commits
- [PATCH] D147952: [DWARFLinkerParallel] Add interface files, create a skeleton implementation.
Alexey Lapshin via Phabricator via llvm-commits
- [llvm] 4dcd66a - [GlobalIsel][X86] Update legalization of G_MUL
Simon Pilgrim via llvm-commits
- [llvm] 064b98f - [MCA] Modernize IncrementalSourceMgr (NFC)
Kazu Hirata via llvm-commits
- [llvm] 87709b7 - [llvm-mca] Modernize MCACommentConsumer (NFC)
Kazu Hirata via llvm-commits
- [llvm] b48ebad - [MCA] Modernize StallInfo (NFC)
Kazu Hirata via llvm-commits
- [llvm] 6d4d019 - [MCA] Modernize MemoryGroup (NFC)
Kazu Hirata via llvm-commits
- [llvm] 83d4f68 - [MCA] Modernize RAWHazard (NFC)
Kazu Hirata via llvm-commits
- [llvm] 7975641 - [MCA] Modernize Stage (NFC)
Kazu Hirata via llvm-commits
- [PATCH] D152081: [Attributor] Add lightweight version for attribute deduction only. (WIP)
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D151557: [ADT] Fix DenseMapInfo<variant>::isEqual to delegate to DenseMapInfo, not ==
Elliot Goodrich via Phabricator via llvm-commits
- [PATCH] D151079: [llvm][ADT] Change isEqual for DenseMapInfo<std::variant<...>>
Elliot Goodrich via Phabricator via llvm-commits
- [llvm] 2f93cfe - [Docs][CMake] Add LLVM_ENABLE_HTTPLIB to CMake options list
Aiden Grossman via llvm-commits
- [PATCH] D150230: [GlobalISel] Implement some binary reassociations, G_ADD for now
Amara Emerson via Phabricator via llvm-commits
- [PATCH] D152084: [bazel][libc] Add targets for integer abs and div functions.
Siva Chandra via Phabricator via llvm-commits
- [PATCH] D152085: [llvm][MC] Add .pushsection/.popsection support to COFFAsmParser
Paul via Phabricator via llvm-commits
- [PATCH] D152082: [ValueTracking] getUnderlyingObject() look through phi.
Joshua Cao via Phabricator via llvm-commits
- [PATCH] D115559: AMDGPU: Propagate amdgpu-waves-per-eu with attributor
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D115562: AMDGPU: Remove amdgpu-waves-per-eu support in old attribute pass
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D150388: [CodeGen]Allow targets to use target specific COPY instructions for live range splitting
Christudasan Devadasan via Phabricator via llvm-commits
- [PATCH] D143754: [MachineInstr] Introduce generic predicated copy opcode
Christudasan Devadasan via Phabricator via llvm-commits
- [llvm] 79c27e0 - Attributor: Fix comment typos
Matt Arsenault via llvm-commits
- [llvm] ff75a2b - [AVR] Fix incorrect operands of pseudo instruction 'ROLBRd'
Ben Shi via llvm-commits
- [PATCH] D152087: [AVR] Supplement a test of the pseudo instruction RORBRd
Ben Shi via Phabricator via llvm-commits
- [PATCH] D152088: [InstCombine] add nsw on InstCombineAdd ~X + C --> (C-1) - X
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D152089: [InstCombine] precommit test for D152088(NFC)
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D152091: [InstCombine] precommit test for D152068(NFC)
Kohei Asano via Phabricator via llvm-commits
- [llvm] 2029d39 - [DWARFLinker] Remove unused declaration keepDIEAndDependencies
Kazu Hirata via llvm-commits
- [llvm] 5254354 - [IR] Remove unused declaration removeParamUndefImplyingAttrs
Kazu Hirata via llvm-commits
- [llvm] 8514082 - [MC] Modernize InlineAsmIdentifier (NFC)
Kazu Hirata via llvm-commits
- [llvm] f4eafba - [MemCpyOpt] Remove unnecessary bitcast and reuse some variables for ByValOptimization (NFC)
via llvm-commits
- [llvm] fbdcd54 - [GlobalISel] Fix DIVREM combine from inserting a divrem before its operands' defs.
Amara Emerson via llvm-commits
- [llvm] c37e6a2 - [Hexagon] Check if register is non-null before calling subregs_inclusive
Sergei Barannikov via llvm-commits
- [PATCH] D151036: [CodeGen] Fix incorrect usage of MCPhysReg for diff list elements
Sergei Barannikov via Phabricator via llvm-commits
- [PATCH] D141188: [MergeICmps] Adapt to non-eq comparisons
Bogdan Graur via Phabricator via llvm-commits
- [llvm] 9424a54 - [GlobalIsel][X86] Update legalization of G_AND/G_OR/G_XOR
Simon Pilgrim via llvm-commits
- [PATCH] D143180: DAG: Expand legalization of is.fpclass to fcmp for DAZ
Matt Arsenault via Phabricator via llvm-commits
- [llvm] 7a25870 - [CodeGen] Fix incorrect usage of MCPhysReg for diff list elements
Sergei Barannikov via llvm-commits
- [llvm] e0ba9b2 - [DWARFLinkerParallel] Add interface files, create a skeleton implementation.
Alexey Lapshin via llvm-commits
- [llvm] 2150231 - [gn build] Port e0ba9b2ace7f
LLVM GN Syncbot via llvm-commits
- [PATCH] D152094: DAG: Check isCondCodeLegal in is_fpclass expansion to fcmp eq 0
Matt Arsenault via Phabricator via llvm-commits
- [llvm] 66e5678 - Revert "[DWARFLinkerParallel] Add interface files, create a skeleton implementation."
Alexey Lapshin via llvm-commits
- [llvm] 73f55f7 - [GlobalIsel][X86] Remove some unused setLegalizerInfo* methods. NFC.
Simon Pilgrim via llvm-commits
- [PATCH] D143182: CodeGen: Optimize lowering of is.fpclass fcZero|fcSubnormal
Matt Arsenault via Phabricator via llvm-commits
- [llvm] 3a45825 - [gn build] Port 66e5678fece3
LLVM GN Syncbot via llvm-commits
- [PATCH] D143191: DAG: Handle inversion of fcSubnormal | fcZero
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D143502: DAG: Handle lowering of unordered fcZero|fcSubnormal to fcmp
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D152087: [AVR][NFC][test] Supplement a test of pseudo instruction RORBRd
Ayke via Phabricator via llvm-commits
- [PATCH] D144265: DAG: Handle lowering unordered compare with inf
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D152095: DWARFVerifier: Verifies that definition subprograms cannot be nested within structures such as classes and structs
DianQK via Phabricator via llvm-commits
- [llvm] 6effec1 - [GlobalIsel][X86] Move G_PTRTOINT/G_INTTOPTR legalization before legacy handling and merge 32-bit/64-bit handling
Simon Pilgrim via llvm-commits
- [llvm] c9b9b08 - [MC] Remove unused mc_difflist_iterator constructor (NFC)
Sergei Barannikov via llvm-commits
- [llvm] 53a7c25 - [AVR][NFC][test] Suppement a test of the pseudo instruction RORBRd
Ben Shi via llvm-commits
- [PATCH] D152100: [libunwind] Removes CMake work-arounds.
Mark de Wever via Phabricator via llvm-commits
- [PATCH] D152103: [LLVM] Removes CMake work-arounds.
Mark de Wever via Phabricator via llvm-commits
- [llvm] 0702d4e - [GlobalIsel][X86] Move G_ICMP legalization before legacy handling and merge 32-bit/64-bit handling
Simon Pilgrim via llvm-commits
- [PATCH] D152104: [LightAttributor] Run only as CFSCCPass.
Florian Hahn via Phabricator via llvm-commits
- [PATCH] D152104: [LightAttributor] Run only as CGSCCPass.
Nikita Popov via Phabricator via llvm-commits
- [PATCH] D144268: DAG: Improve lowering of fcPosInf|fcNan or fcNegInf|fcNan
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D138990: [AArch64] Enable the select optimize pass for AArch64
Dávid Bolvanský via Phabricator via llvm-commits
- [PATCH] D152105: DAG: Lower fcNormal is.fpclass to compare with inf
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D152108: [ADT] Deprecate StringRef::{starts,ends}with_insensitive
Kazu Hirata via Phabricator via llvm-commits
- [PATCH] D152110: [Support] Remove {Bits,Float,Double}To{Bits,Float,Double}
Kazu Hirata via Phabricator via llvm-commits
- [llvm] 7226162 - [gn build] Port 7e1ee1e10dc0
LLVM GN Syncbot via llvm-commits
- [PATCH] D152111: [Support] Remove PowerOf2Floor and ByteSwap_{16,32,64}
Kazu Hirata via Phabricator via llvm-commits
- [PATCH] D152112: [TypePromotion] Don't treat bitcast as a Source
Dave Green via Phabricator via llvm-commits
- [llvm] 36f3510 - [DWARFLinkerParallel][Reland] Add interface files, create a skeleton implementation.
Alexey Lapshin via llvm-commits
- [llvm] 373b54b - [gn build] Port 36f351098cd5
LLVM GN Syncbot via llvm-commits
- [llvm] 0b8fbd4 - make sanitizer happy for 36f351098cd50809658493d9b2e22a795874bab0.
Alexey Lapshin via llvm-commits
- [PATCH] D152113: DAG: Lower is.fpclass fcSubnormal|fcZero to fabs(x) < smallest_normal
Matt Arsenault via Phabricator via llvm-commits
- [PATCH] D152114: Remove vestiges of removed OCaml modules
Alan via Phabricator via llvm-commits
- [llvm] e192974 - [LV] Check if value was already not uniform for previous VF.
Florian Hahn via llvm-commits
- [PATCH] D152115: [X86] Add tests for transform `(icmp eq/ne (and X, C0), (shift X, C1))`; NFC
Noah Goldstein via Phabricator via llvm-commits
- [PATCH] D152116: [X86] Transform `(icmp eq/ne (and X, C0), (shift X, C1))` to get better constants.
Noah Goldstein via Phabricator via llvm-commits
- [llvm] 8f7496b - [Docs][llvm-mc] Fix location of statement
Aiden Grossman via llvm-commits
- [llvm] d4100f0 - Fix test bot breakage from 36f351098cd50809658493d9b2e22a795874bab0
Alexey Lapshin via llvm-commits
- [PATCH] D152117: [RISC-V] Zvk update to 0.9.7, Zvknc/Zvksc
Eric Gouriou via Phabricator via llvm-commits
- [llvm] 01cc388 - [NFC][COFF] Use COFFSection.MCSection when writeSection
Haohai Wen via llvm-commits
- [PATCH] D151793: [NFC][COFF] Use COFFSection.MCSection when writeSection
Haohai, Wen via Phabricator via llvm-commits
- [PATCH] D151313: [RISCV][BF16] Make backend type bf16 to follow the psABI
Jun Sha via Phabricator via llvm-commits
- [PATCH] D152119: [NFC][COFF] clang-format WinCOFFObjectWriter and MCWinCOFFObjectWriter
Haohai, Wen via Phabricator via llvm-commits
- [PATCH] D150929: [RISCV][BF16] Enable __bf16 for riscv targets
Jun Sha via Phabricator via llvm-commits
- [PATCH] D152120: [M68k][MC] Add support for 32 bit register-register multiply/divide
Ian D. Scott via Phabricator via llvm-commits
- [PATCH] D152121: [CMake] Quote variables where "TARGET" may be a value
Sam James via Phabricator via llvm-commits
- [PATCH] D150970: [MemCpyOpt]remove memcpy on immutable arguments from attributes
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D152122: Set isRequired true for CFGViewer/CFGPrinter passes
Wenju He via Phabricator via llvm-commits
- [PATCH] D150970: [MemCpyOpt] Use memcpy source directly if dest is known to be immutable from attributes
Kohei Asano via Phabricator via llvm-commits
- [PATCH] D150862: [RISCV][CodeGenPrepare] Select the optimal base offset for GEPs with large offset
Yingwei Zheng via Phabricator via llvm-commits
- [llvm] b56c439 - [NFC][COFF] clang-format WinCOFFObjectWriter and MCWinCOFFObjectWriter
Haohai Wen via llvm-commits
- [llvm] 69bc8ff - Reland "[PowerPC] Simplify fp-to-int store optimization"
Qiu Chaofan via llvm-commits
- [PATCH] D151283: [WIP][llvm-cov] Support a Hierarchical Structure for `show --format=html` (WORK IN PROGRESS)
Yuhao Gu via Phabricator via llvm-commits
- [llvm] eecaeb6 - [FPEnv] Intrinsics for access to FP environment
Serge Pavlov via llvm-commits
- [llvm] 590c6a1 - [PowerPC] Require FPCVT for store fptoi combination
Qiu Chaofan via llvm-commits
- [llvm] 6f57d8d - Revert "[XCOFF][DWARF] XCOFF64 should be able to select the dwarf format in intergrated-as mode."
via llvm-commits
Last message date:
Sun Jun 4 23:58:49 PDT 2023
Archived on: Sun Jun 4 23:58:51 PDT 2023
This archive was generated by
Pipermail 0.09 (Mailman edition).