[PATCH] D150969: [AArch64] Try to convert two XTN and two SMLSL to UZP1, SMLSL and SMLSL2

[JinGu Kang via Phabricator via llvm-commits]

jaykang10 updated this revision to Diff 526966.
jaykang10 added a comment.

Following @efriedma's comment, updated patch with DAGCombine


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D150969/new/

https://reviews.llvm.org/D150969

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/aarch64-smull.ll
  llvm/test/CodeGen/AArch64/zext-to-tbl.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D150969.526966.patch
Type: text/x-patch
Size: 15194 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230531/8a875570/attachment.bin>