[PATCH] D150969: [AArch64] Try to convert two XTN and two SMLSL to UZP1, SMLSL and SMLSL2

JinGu Kang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 1 07:45:11 PDT 2023

Previous message: [PATCH] D150969: [AArch64] Try to convert two XTN and two SMLSL to UZP1, SMLSL and SMLSL2
Next message: [PATCH] D151698: [SCEV] Compute AddRec range computations using different type BECount
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jaykang10 added a comment.

If you are ok with these approach, it could be good to split this patch into two patches which are dagcombine one and MIPeephole one.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D150969/new/

https://reviews.llvm.org/D150969

Previous message: [PATCH] D150969: [AArch64] Try to convert two XTN and two SMLSL to UZP1, SMLSL and SMLSL2
Next message: [PATCH] D151698: [SCEV] Compute AddRec range computations using different type BECount
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list