The Week Of Monday 3 March 2025 Archives by thread
Starting: Mon Mar 3 00:26:25 PST 2025
Ending: Sun Mar 9 23:59:53 PDT 2025
Messages: 3635
- [llvm] 2af4007 - Revert "[MCExpr] Remove generic getVariantKindName and getVariantKindForName"
Kazu Hirata via llvm-commits
- [llvm] 178fb96 - [ExecutionEngine] Avoid repeated hash lookups (NFC) (#129466)
via llvm-commits
- [llvm] 0e5826e - [IPO] Avoid repeated hash lookups (NFC) (#129467)
via llvm-commits
- [llvm] ec66c87 - [Scalar] Avoid repeated hash lookups (NFC) (#129468)
via llvm-commits
- [llvm] cb113a7 - RegisterCoalescer: Avoid repeated getRegClass on all paths (#129490)
via llvm-commits
- [llvm] 1891281 - [X86] Avoid repeated hash lookups (NFC) (#129470)
via llvm-commits
- [llvm] 7be8b78 - AMDGPU: Add mir test for agpr constant reg_sequence handling (#129058)
via llvm-commits
- [llvm] 49a533a - AMDGPU: Stop introducing v_accvgpr_write_b32 for reg-to-reg copy (#129059)
via llvm-commits
- [llvm] 75bfdeb - [SelectionDAG] Use `poison` instead of `undef` for `dbg.values` (#127915)
via llvm-commits
- [llvm] 05589ee - [Metadata] Replace `undef` VAMs with `poison` VAMs (#129450)
via llvm-commits
- [llvm] 77f44a9 - [CodeGen][NewPM] Port MachineSink to NPM (#115434)
via llvm-commits
- [llvm] c545d57 - [X86] combineConcatVectorOps - use ConcatSubOperand helper to concat VPERMV3 subvector operands together.
Simon Pilgrim via llvm-commits
- [llvm] 4460766 - [AMDGPU] Simplify conditional expressions. NFC. (#129228)
via llvm-commits
- [llvm] a557861 - [RISCV][NFC] Add pre-commit test
Sergey Kachkov via llvm-commits
- [llvm] 55fdecc - [SDAG][X86] Remove hack needed to avoid missing x87 FPU stack pops (#128055)
via llvm-commits
- [llvm] f6212c1 - [llvm] Fix missing includes (#128000)
via llvm-commits
- [llvm] 6abe148 - [CodeGen][NewPM] Port "RemoveRedundantDebugValues" to NPM (#129005)
via llvm-commits
- [llvm] 3c9429f - [X86] Remove redundant test after setzucc (#129506)
via llvm-commits
- [llvm] 9b4ad2f - [LV][EVL] Support fixed-order recurrence idiom with EVL tail folding. (#124093)
via llvm-commits
- [llvm] 3dc7991 - [RISCV] Add DAG combine to convert (iN reduce.add (zext (vXi1 A to vXiN)) into vcpop.m (#127497)
via llvm-commits
- [llvm] 5470dff - [Attributor] Do not optimize away externally_initialized loads. (#128170)
via llvm-commits
- [llvm] dddfd77 - [GVN][NFC] Fix some variables as per coding standards (#129489)
via llvm-commits
- [llvm] 17857d9 - [X86] Generate `kmov` for masking integers (#120593)
via llvm-commits
- [llvm] cb94030 - [test] Add '-o -' to llc command to avoid creating unnecessary temp files
Dmitri Gribenko via llvm-commits
- [llvm] bcb0c3a - [CodeGen] Avoid repeated hash lookups (NFC) (#129465)
via llvm-commits
- [llvm] cb850fe - [AArch64] Don't try to custom lower fp16 selects with nofp (#129492)
via llvm-commits
- [llvm] ba9bd22 - [AMDGPU] Account for existing SDWA selections (#123221)
via llvm-commits
- [llvm] 0303fd2 - [PowerPC] hoist xxspltib out of loop body (#127121)
via llvm-commits
- [llvm] 2479479 - [AMDGPU] Extend ComputePGMRSrc3 to gfx10+. NFCI. (#129289)
via llvm-commits
- [llvm] 2012089 - [SPIR-V] Stop using Register to represent target specific virtual registers. (#129362)
via llvm-commits
- [llvm] 86fc248 - [gn] port 50317ca13f6ad9
Nico Weber via llvm-commits
- [llvm] 3919793 - [WebAssembly] Avoid repeated hash lookups (NFC) (#129469)
via llvm-commits
- [llvm] 7c58089 - [NVPTX] Add Intrinsics for discard.* (#128404)
via llvm-commits
- [llvm] fc81e26 - [gn build] Port 5d7d66ba0d1a
LLVM GN Syncbot via llvm-commits
- [llvm] e93cd15 - [win] Enable test/CodeGen/MIR/AArch64 on Windows (#122832)
via llvm-commits
- [llvm] 0739ce8 - [MC] Port initializeVariantKinds to ARM COFF and SystemZ GOFF
Fangrui Song via llvm-commits
- [llvm] d2c4d1e - [memprof] Export __memprof_default_options_str on Darwin (#128920)
via llvm-commits
- [llvm] 44badc9 - [X86] combineConcatVectorOps - use isSplatValue helper instead of matching specific VBROADCAST opcodes. (#129556)
via llvm-commits
- [llvm] a067175 - Reapply [MCExpr] Remove generic getVariantKindName and getVariantKindForName
Fangrui Song via llvm-commits
- [llvm] f44c18a - [NFC][CodingStandard] Fix text style for C++ keywords (#128932)
via llvm-commits
- [llvm] 6c9a9d9 - [AMDGPU] Set inst_pref_size to maximum (#126981)
via llvm-commits
- [llvm] 28fc00b - [GSYM] Use debug line offsets during GSYM creation (#129196)
via llvm-commits
- [llvm] 41e58b6 - [SLP][NFC]Add a test for 2 spilled vector values spilled in diamond shaped control flow
Alexey Bataev via llvm-commits
- [llvm] 4fd5d93 - [RISCV] Emitting proper atomic ABI tag when Zalasr is enabled (#121017)
via llvm-commits
- [compiler-rt] 39402cd - [compiler-rt][ubsan] Refactor cast-overflow test (#129460)
via llvm-commits
- [llvm] b971d4d - [BOLT][AArch64] Add symbolizer for AArch64 disassembler. NFCI (#127969)
via llvm-commits
- [llvm] 9f879de - [gn build] Port b971d4d7c808
LLVM GN Syncbot via llvm-commits
- [llvm] 87f837c - [VPlan] Remove unneeded classof with VPHeaderRecipe args (NFC).
Florian Hahn via llvm-commits
- [llvm] 36a2d7b - [AsmWriter] Combine IsConstant and GetConstant (NFCI) (#129288)
via llvm-commits
- [llvm] eee3db5 - [SystemZ] Change operand type for CKSM intrstruction. (#129572)
via llvm-commits
- [lld] 2d0eb5d - [LLD][COFF] Add support for -includeglob on ARM64X (#129515)
via llvm-commits
- [lld] f2473bc - [LLD][COFF] Support -aligncomm directives on ARM64X (#129513)
via llvm-commits
- [llvm] d6599fc - [msan][NFC] Rename NEON tests and fix comment (#127926)
via llvm-commits
- [llvm] f457c56 - [SLP][NFC]Update the test to check correctly the spill cost
Alexey Bataev via llvm-commits
- [llvm] 3ce67a8 - [TableGen] Remove unnecessary use of utostr to print a byte. NFC
Craig Topper via llvm-commits
- [llvm] efb880d - [TableGen] Fix incorrect comment. NFC
Craig Topper via llvm-commits
- [llvm] 313b71f - [RISCV] Simplify tracking of tracking and encoding of push/pop in RISCVFrameLowering. NFC (#129343)
via llvm-commits
- [llvm] dfc5f37 - [VPlan] Move onlyFirstLaneUsed to VPWidenInductionRecipe (NFC).
Florian Hahn via llvm-commits
- [llvm] 829401f - [Github][Docs] Add CI Best Practices Docs (#129462)
via llvm-commits
- [llvm] b44fbde - [RISCV] Tune flag for fast vrgather.vv (#124664)
via llvm-commits
- [lld] a59b17c - [lld][WebAssembly] Do not emit relocs against dead symbols (#129346)
via llvm-commits
- [llvm] cf05b6e - [X86] Added support for 8 and 16bit LEA instructions (#122102)
via llvm-commits
- [llvm] 4bd3427 - IRBuilder: Add FMFSource parameter to CreateMaxNum/CreateMinNum (#129173)
via llvm-commits
- [llvm] 3963d21 - [MachineSink] Fix typo in loop sinking (#127133)
via llvm-commits
- [llvm] f38ce27 - [X86] Fix an unused variable warning (NFC)
Jie Fu via llvm-commits
- [llvm] 415f899 - [X86] Remove single-use checks when combining xor and vfmulc/vcfmulc. (#128910)
via llvm-commits
- [llvm] 8476a5d - SplitKit: Fix rematerialization undoing subclass based split (#122110)
via llvm-commits
- [llvm] 12b38c3 - TableGen: Fix comment typo
Matt Arsenault via llvm-commits
- [llvm] 4670f0d - MachineVerifier: Print name of failing subregister index (#129491)
via llvm-commits
- [llvm] 3aab3fe - [NPM][NFC] Chain PreservedAnalyses methods (#129505)
via llvm-commits
- [llvm] 6c87ec4 - [AMDGPU][NPM] Port SIModeRegister to NPM (#129014)
via llvm-commits
- [llvm] af4ec59 - [CodeGen][NPM] Port ExpandPostRAPseudos to NPM (#129509)
via llvm-commits
- [llvm] 4147316 - [CodeGen][NPM]RAGreedy: Put up include guard in the header (#129510)
via llvm-commits
- [llvm] 4fb31e4 - AMDGPU: Use const reference for DebugLoc
Matt Arsenault via llvm-commits
- [llvm] b3d5056 - AMDGPU: Try to perform copy to agpr from reg_sequence at the copy (#129463)
via llvm-commits
- [llvm] 39bf765 - DAG: Use phi to create vregs instead of the constant input (#129464)
via llvm-commits
- [compiler-rt] 2127af8 - [compiler-rt][ubsa] Reformat cast-overflow test. NFC (#129662)
via llvm-commits
- [llvm] a5bbfcf - [GlobalISel] Avoid repeated hash lookups (NFC) (#129653)
via llvm-commits
- [llvm] c61c888 - [llvm-mca] Avoid repeated hash lookups (NFC) (#129656)
via llvm-commits
- [llvm] aa37a69 - [LoopInterchange] Move some processes to another function (NFC) (#129514)
via llvm-commits
- [llvm] 15770a1 - [VPlan] Remove dead recipes in entry when merging regions. (NFC)
Florian Hahn via llvm-commits
- [compiler-rt] 23a30e6 - [compiler-rt][ubsan] Add support for f16 (#129624)
via llvm-commits
- [llvm] 80bdfcd - [LoopUtils] Don't wrap in getLoopEstimatedTripCount (#129080)
via llvm-commits
- [llvm] 47fb9c4 - [VPlan] Add Name argument to VPWidenPHIRecipe. NFC (#129527)
via llvm-commits
- [llvm] 03505a0 - [RISCV] Enable scalable loop vectorization for fmax/fmin reductions with f16/bf16 type for zvfhmin/zvfbfmin (#129629)
via llvm-commits
- [llvm] 0eaca04 - AMDGPU: Remove repeated define in base info header
Matt Arsenault via llvm-commits
- [llvm] b7f3104 - [GVN][NFC] Remove unnecessary assembly output from test (#129670)
via llvm-commits
- [compiler-rt] a32d543 - Revert "[compiler-rt][ubsan] Add support for f16 (#129624)"
Alexander Shaposhnikov via llvm-commits
- [llvm] 2bef21f - [DAGCombiner] Add generic DAG combine for ISD::PARTIAL_REDUCE_MLA (#127083)
via llvm-commits
- [llvm] 7c8b127 - [SPIR-V] Add pass to remove spv_ptrcast intrinsics (#128896)
via llvm-commits
- [llvm] 7a06681 - Revert "[DAGCombiner] Add generic DAG combine for ISD::PARTIAL_REDUCE_MLA (#127083)"
Kazu Hirata via llvm-commits
- [llvm] ef94d8a - [CodeGen] Avoid repeated hash lookups (NFC) (#129652)
via llvm-commits
- [llvm] 9372d1d - [TableGen] Avoid repeated hash lookups (NFC) (#129655)
via llvm-commits
- [llvm] 65330e2 - [llvm-readobj] Avoid repeated hash lookups (NFC) (#129657)
via llvm-commits
- [llvm] f319a65 - AMDGPU: Fix broken broken negative test for gfx950 assembler (#129667)
via llvm-commits
- [llvm] 45901cc - AMDGPU: Remove some overrides of SubtargetPredicate on real instructions (#129668)
via llvm-commits
- [llvm] d0eeeab - [NFC] test for usdot with multiple zext users (#129650)
via llvm-commits
- [llvm] 0fcbf14 - [Exegesis] Implemented strategy for load operation (#113458)
via llvm-commits
- [llvm] e0eb4ed - [CodeGen][NewPM] Port "FixupStatepointCallerSaved" pass to NPM (#129541)
via llvm-commits
- [llvm] e3c8e17 - Reland "[DAGCombiner] Add generic DAG combine for ISD::PARTIAL_REDUCE_MLA (#127083)"
James Chesterman via llvm-commits
- [llvm] 1e1781b - [LLVM][SVE] Improve code generation for i1 based int_to_fp operations. (#129229)
via llvm-commits
- [llvm] c711c65 - [X86] combineINSERT_SUBVECTOR - attempt to constant fold from constant pool loads (if we're not widening). (#129682)
via llvm-commits
- [llvm] da4cbec - [LLVM][SVE] Implement isel for fptoi half/float/double to i1. (#129269)
via llvm-commits
- [llvm] 25479a3 - [X86] setcc-lowering.ll - regenerate VPTERNLOG comment
Simon Pilgrim via llvm-commits
- [llvm] 323112a - [LLVM][SVE] Add isel for bfloat based constant splats. (#129550)
via llvm-commits
- [llvm] 607485f - [LLVM][SVE] Lower bfloat extends the same as other types. (#129544)
via llvm-commits
- [llvm] d9fb3ce - AMDGPU: Remove accidentally committed tests
Matt Arsenault via llvm-commits
- [llvm] 22d8ba3 - [X86] getConstVector - use APInt::extractBits instead of shift+mask. NFC.
Simon Pilgrim via llvm-commits
- [llvm] b2d70e8 - [VPlan] Use Builder to create cast recipes in VPlanTransforms (NFC).
Florian Hahn via llvm-commits
- [llvm] d1c1ab1 - [IPO] Avoid repeated hash lookups (NFC) (#129654)
via llvm-commits
- [llvm] 54ad114 - [msan][NFC] Add tests for Arm NEON umaxv/uminv (#129661)
via llvm-commits
- [llvm] 0247a75 - AMDGPU: Add some tests for folding immediates into subregister uses (#129663)
via llvm-commits
- [llvm] 03677f6 - [MachineScheduler] Optional scheduling of single-MI regions (#129704)
via llvm-commits
- [llvm] 3d864c4 - [LowerTypeTests] Skip declarations when determining Thumb support
via llvm-commits
- [llvm] 17f0aaa - [TTI] Assert that TargetIRAnalyis is not requested for intrinsics
via llvm-commits
- [llvm] cd3acd1 - [AMDGPU] Remove unused s_barrier_{init,join,leave} instructions (#129548)
via llvm-commits
- [llvm] 17bfc00 - [BPF] Add load-acquire and store-release instructions under -mcpu=v4 (#108636)
via llvm-commits
- [llvm] bbbdb23 - [DirectX] Set module-level flag `LowPrecisionPresent` in DXIL Shader Flags Analysis (#129109)
via llvm-commits
- [llvm] 6018930 - [lld][WebAssembly] Support for the custom-page-sizes WebAssembly proposal (#128942)
via llvm-commits
- [llvm] 8632605 - [RISCV][TTI] Simplify code using getRealVLen() [NFC]
Philip Reames via llvm-commits
- [llvm] 0f869cc - [SystemZ] Make I5 operand of R[INOX]SGB(Z)? optional (#129512)
via llvm-commits
- [llvm] c8f4c35 - AMDGPU: Correctly handle folding immediates into subregister use operands (#129664)
via llvm-commits
- [llvm] 0a93bc7 - [AMDGPU] Debug dump for AMDGPU resource usage (#122952)
via llvm-commits
- [llvm] 9295b03 - [RISCV] Fix a typo in fixed_m1_in_m2_tail test [nfc]
Philip Reames via llvm-commits
- [llvm] ee4bc5a - [RISCV] Remove Last Traces of User Interrupts (#129300)
via llvm-commits
- [llvm] d38380d - [CSSPGO] Fix redundant reading of profile metadata (#129609)
via llvm-commits
- [llvm] 6ca2a9f - [CodeGen] Use Register in SDep interface. NFC (#129734)
via llvm-commits
- [llvm] c8dd852 - [RISCV][TTI] Use early return to simplify costShuffleViaVRegSplitting [nfc]
Philip Reames via llvm-commits
- [compiler-rt] 1b46db7 - [ctxprof] ProfileWriter abstraction (#129590)
via llvm-commits
- [llvm] 5cc033b - [AMDGPU][True16][CodeGen] fshr true16 pattern (#129085)
via llvm-commits
- [llvm] 855178a - [SLP]Fix/improve getSpillCost analysis
via llvm-commits
- [llvm] 1440f02 - [Scalarizer] Ensure valid VectorSplits for each struct element in `visitExtractValueInst` (#128538)
via llvm-commits
- [llvm] df1c8ba - [RISCV][CostModel] Add additional deinterleave tests with EMUL>1
Philip Reames via llvm-commits
- [llvm] 42429fe - [RISCV] Simplify costShuffleViaVRegSplitting [nfc] (#129766)
via llvm-commits
- [llvm] 4c2d1b4 - [AArch64] Add test for scalar copysign. NFC
David Green via llvm-commits
- [llvm] b08769c - Modify dwarf verification JSON to include detailed counts by sub-category (#128018)
via llvm-commits
- [llvm] e697c99 - [AMDGPU] Add custom MachineValueType entries for buffer fat poiners (#127692)
via llvm-commits
- [llvm] 2068a18 - [ctxprof][nfc] Prepare CtxProfAnalysis for flat profiles (#129623)
via llvm-commits
- [llvm] dec4cae - [msan][NFC] Add expand-experimental-reductions.ll (#129768)
via llvm-commits
- [llvm] 8aafbfd - [msan][NFC] Add arm64-vmax.ll tests (#129760)
via llvm-commits
- [llvm] b41baaf - [readtapi] Condense output when comparing tbd files with mismatched inlined libraries (#129754)
via llvm-commits
- [llvm] 91aac7c - AMDGPU: Handle s_add_u32 in eliminateFrameIndex (#129628)
via llvm-commits
- [llvm] 95c64b7 - AMDGPU: Reduce readfirstlane for single demanded vector element (#128647)
via llvm-commits
- [llvm] [msan][NFC] Add f16c-intrinsics.ll tests (PR #129807)
Vitaly Buka via llvm-commits
- [llvm] [X86][AsmParser] Improve rel8 validation (PR #126073)
Evgenii Kudriashov via llvm-commits
- [llvm] AMDGPU: Handle s_add_u32 in eliminateFrameIndex (PR #129628)
LLVM Continuous Integration via llvm-commits
- [llvm] [LoongArch] lower vectorshuffle to zero or any extend (PR #129485)
via llvm-commits
- [compiler-rt] [llvm] [ctxprof] Prepare profile format for flat profiles (PR #129626)
Mircea Trofin via llvm-commits
- [llvm] [msan][NFC] Add tests for Arm NEON smaxv/sminv (PR #129741)
Vitaly Buka via llvm-commits
- [llvm] AMDGPU: Make frame index folding logic consistent with eliminateFrameIndex (PR #129633)
Matt Arsenault via llvm-commits
- [llvm] 30fd3c6 - [msan][NFC] Add missing sanitize_memory attribute to arm64-umaxv.ll/arm64-uminv.ll (#129810)
via llvm-commits
- [llvm] [msan][NFC] Add missing sanitize_memory attribute to arm64-umaxv.ll/arm64-uminv.ll (PR #129810)
Thurston Dang via llvm-commits
- [llvm] [JITLink][XCOFF] Setup initial build support for XCOFF (PR #127266)
Henry Jiang via llvm-commits
- [llvm] AMDGPU: Reduce readfirstlane for single demanded vector element (PR #128647)
LLVM Continuous Integration via llvm-commits
- [lld] [llvm] [LTO] Override TargetABI from module flags if present when creating TargetMachine (PR #126497)
Craig Topper via llvm-commits
- [llvm] [AMDGPU] Extend promotion of alloca to vectors (PR #127973)
Carl Ritson via llvm-commits
- [llvm] 3e53aea - AMDGPU: Make frame index folding logic consistent with eliminateFrameIndex (#129633)
via llvm-commits
- [llvm] [CodeGen] Combine two loops in SlotIndexes.cpp file (PR #127631)
Carl Ritson via llvm-commits
- [llvm] [llvm][docs] Add notes on upstreaming code from downstream projects (PR #129743)
Hubert Tong via llvm-commits
- [llvm] a6adb63 - [GVN][NFC] Remove triple from some tests (#129724)
via llvm-commits
- [llvm] [GVN][NFC] Remove triple from some tests (PR #129724)
Madhur Amilkanthwar via llvm-commits
- [llvm] [InstCombine] Add select freeze poison store tests (NFC) (PR #129775)
John McIver via llvm-commits
- [llvm] 27a8501 - [msan][NFC] Add f16c-intrinsics.ll tests (#129807)
via llvm-commits
- [llvm] 6d93280 - [msan][NFC] Add tests for Arm NEON smaxv/sminv (#129741)
via llvm-commits
- [llvm] Port `NVPTXTargetLowering::LowerCONCAT_VECTORS` to SelectionDAG (PR #120030)
Matt Arsenault via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Hank Chang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Pengcheng Wang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Craig Topper via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Pengcheng Wang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Craig Topper via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Hank Chang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Pengcheng Wang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Hank Chang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Hank Chang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Hank Chang via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
Craig Topper via llvm-commits
- [clang] [llvm] [RISCV] Mark {vl, vtype} as clobber in inline assembly (PR #128636)
via llvm-commits
- [llvm] [RISCV] Adjust RISCVVectorMaskDAGMutation to look for copy to V0 (PR #129296)
Pengcheng Wang via llvm-commits
- [llvm] 92a3073 - [Hexagon] Remove some unused header files. NFC (#129649)
via llvm-commits
- [llvm] [Hexagon] Remove some unused header files. NFC (PR #129649)
Sudharsan Veeravalli via llvm-commits
- [llvm] 58c8696 - [AArch64] Generate usdot instruction with multiple zext users in loop (#129718)
via llvm-commits
- [llvm] [AArch64] Generate usdot instruction with multiple zext users in loop (PR #129718)
Sushant Gokhale via llvm-commits
- [llvm] [msan] Apply handleVectorReduceIntrinsic to max/min vector instructions (PR #129819)
Thurston Dang via llvm-commits
- [llvm] [BPF] Avoid repeated map lookups (NFC) (PR #129820)
Kazu Hirata via llvm-commits
- [clang] [llvm] [AArch64][SVE] Improve fixed-length addressing modes. (PR #129732)
Madhur Amilkanthwar via llvm-commits
- [llvm] [CodeGen] Avoid repeated hash lookups (NFC) (PR #129821)
Kazu Hirata via llvm-commits
- [llvm] [BOLT] Fix kernel version check for THP in hugify (PR #129380)
Amir Ayupov via llvm-commits
- [llvm] [ExecutionEngine] Avoid repeated hash lookups (NFC) (PR #129822)
Kazu Hirata via llvm-commits
- [llvm] [msan] Handle Arm NEON pairwise min/max instructions (PR #129824)
Thurston Dang via llvm-commits
- [llvm] [Scalar] Avoid repeated hash lookups (NFC) (PR #129825)
Kazu Hirata via llvm-commits
- [llvm] 1506f2e - [gn build] Port 9ee4883c61c7
LLVM GN Syncbot via llvm-commits
- [llvm] [SPIRV] Avoid repeated hash lookups (NFC) (PR #129826)
Kazu Hirata via llvm-commits
- [llvm] [Support] Avoid repeated hash lookups (NFC) (PR #129827)
Kazu Hirata via llvm-commits
- [llvm] [CodeGen][NPM] Port MachineBlockPlacement to NPM (PR #129828)
Akshat Oke via llvm-commits
- [clang] [compiler-rt] [llvm] [SystemZ] Add support for half (fp16) (PR #109164)
Trevor Gross via llvm-commits
- [llvm] b488ce0 - [memprof] Improve call site matching (#129770)
via llvm-commits
- [llvm] [memprof] Improve call site matching (PR #129770)
Kazu Hirata via llvm-commits
- [libc] [llvm] Add sysexits.h header with BSD exit codes (total-18) (PR #126112)
Ajay Raj via llvm-commits
- [llvm] [RISCV] Collect shuffle mask for the lane not by createSequentialMask (PR #129830)
Jim Lin via llvm-commits
- [llvm] [DebugInfo] Handle additional types of stores in assignment tracking (PR #129070)
Alex Bradbury via llvm-commits
- [llvm] 736205d - [gn build] Port 3f121558705a
LLVM GN Syncbot via llvm-commits
- [llvm] [CodeGen][NewPM] Port "PostRAMachineSink" pass to NPM (PR #129690)
Vikram Hegde via llvm-commits
- [llvm] [Github] Bump old action versions (PR #129833)
Aiden Grossman via llvm-commits
- [llvm] efb966e - [MIRParser] Use Register::id(). Pass Twine by reference. NFC
Craig Topper via llvm-commits
- [llvm] [NVPTX] Add intrinsics for st.bulk instruction (PR #128856)
Srinivasa Ravi via llvm-commits
- [llvm] 8981298 - Move PowerPC-specific absolute MCSymbolRefExpr::VariantKind to PPCMCExpr
Fangrui Song via llvm-commits
- [llvm] 40c65e8 - [CodeGen] Avoid repeated hash lookups (NFC) (#129821)
via llvm-commits
- [llvm] 77cf6ec - [AMDGPU] Don't store an immediate in a Register. NFC
Craig Topper via llvm-commits
- [llvm] [llvm][ELF]Add Shdr check for getBuildID (PR #126537)
Ruoyu Qiu via llvm-commits
- [clang] [llvm] [SPARC] Align i128 to 16 bytes in SPARC datalayouts (PR #106951)
Alex Rønne Petersen via llvm-commits
- [llvm] [VPlan] Fix crash when unrolling in-loop reduction chains (PR #129840)
Luke Lau via llvm-commits
- [llvm] [mlir] [MLIR][OpenMP] Lowering nontemporal clause to LLVM IR for SIMD directive (PR #118751)
Kaviya Rajendiran via llvm-commits
- [llvm] [Aarch64] [ISel] Don't save vaargs registers if vaargs are unused (PR #126780)
Pavel Skripkin via llvm-commits
- [llvm] [LTO][Pipelines][Coro] De-duplicate Coro passes (PR #128654)
Vincent Lee via llvm-commits
- [llvm] [LoopPeel] Peel to make Phis loop inductions (PR #121104)
Ryotaro Kasuga via llvm-commits
- [llvm] 0655292 - [SPIR-V] Fix an issue with casting types in debug-info extension implementation (#129721)
via llvm-commits
- [llvm] [SPIR-V] Fix an issue with casting types in debug-info extension implementation (PR #129721)
Vyacheslav Levytskyy via llvm-commits
- [llvm] f1dbc45 - [MLGO] Properly Handle Counting Evictions of Candidates
Aiden Grossman via llvm-commits
- [llvm] a0a904e - [RISCV] Collect shuffle mask for the lane not by createSequentialMask (#129830)
via llvm-commits
- [llvm] [Premerge] Add flang-rt (PR #128678)
Aiden Grossman via llvm-commits
- [llvm] 652de78 - [X86] Generalise lowerShuffleAsSpecificZeroOrAnyExtend to handle sign extension (#129063)
via llvm-commits
- [llvm] [X86] Generalise lowerShuffleAsSpecificZeroOrAnyExtend to handle sign extension (PR #129063)
Simon Pilgrim via llvm-commits
- [llvm] f4878cb - [DAG] Add ShuffleVectorSDNode::getSplatMaskIndex static helper (#129731)
via llvm-commits
- [llvm] [DAG] Add ShuffleVectorSDNode::getSplatMaskIndex static helper (PR #129731)
Simon Pilgrim via llvm-commits
- [llvm] [CodeGen] Utilizing register units based liveIns tracking in MBB (PR #129847)
Vikash Gupta via llvm-commits
- [llvm] [AMDGPU] Introduce "amdgpu-uniform-intrinsic-combine" pass to combine uniform AMDGPU lane Intrinsics. (PR #116953)
Sameer Sahasrabuddhe via llvm-commits
- [llvm] [VPlan] Impl VPlan-based pattern match for ExtendedRed and MulAccRed (PR #113903)
David Green via llvm-commits
- [llvm] [AMDGPU][CodeGen] Utilized MBB's liveIn check in SILowerSGPRSpills (PR #129848)
Vikash Gupta via llvm-commits
- [llvm] [AMDGPU][MachineRegisterInfo] Extend the MRI live-ins check to account for Subreg (PR #126926)
Vikash Gupta via llvm-commits
- [llvm] [AggressiveInstCombine] Merge consecutive loads of mixed sizes (PR #129263)
Yingwei Zheng via llvm-commits
- [llvm] [WIP][AMDGPU] Enable "amdgpu-uniform-intrinsic-combine" pass in pipeline. (PR #128687)
Pankaj Dwivedi via llvm-commits
- [llvm] efc2f69 - [Scalar] Avoid repeated hash lookups (NFC) (#129825)
via llvm-commits
- [llvm] efdd660 - [SPIRV] Avoid repeated hash lookups (NFC) (#129826)
via llvm-commits
- [llvm] e24bcfb - [Support] Avoid repeated hash lookups (NFC) (#129827)
via llvm-commits
- [llvm] [X86] shouldReduceLoadWidth - don't split loads if ANY uses are a extract+store or a full width legal binop (PR #129695)
Phoebe Wang via llvm-commits
- [llvm] [TTI] getScalingFactorCost should return InstructionCost::getInvalid() instead of -1. (PR #129802)
David Sherwood via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
David Green via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
David Green via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
David Green via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
David Green via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
David Green via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
David Green via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
LLVM Continuous Integration via llvm-commits
- [llvm] Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (PR #127564)
Sjoerd Meijer via llvm-commits
- [lld] Make hashtable entry size configurable (PR #113431)
Dominik Steenken via llvm-commits
- [llvm] [SDAG] Add missing SoftenFloatRes legalization for FMODF (PR #129264)
Benjamin Maxwell via llvm-commits
- [llvm] 3e59710 - [X86] Add test coverage for #129276
Simon Pilgrim via llvm-commits
- [llvm] [X86] lowerV8I16GeneralSingleInputShuffle - for splat PSHUFW+PSHUFD patterns, widen the splats to encourage combines (PR #129854)
Simon Pilgrim via llvm-commits
- [llvm] [AArch64] Fix SVE scalar fcopysign lowering without neon. (PR #129787)
David Sherwood via llvm-commits
- [lld] [AArch64][GCS][LLD] Introduce -zgcs-report-dynamic Command Line Option (PR #127787)
Jack Styles via llvm-commits
- [llvm] [llvm-strip] Let llvm-strip continue on encountering an error (PR #129531)
James Henderson via llvm-commits
- [llvm] [shrinkwrap] PowerPC's FP register should be honored when processing the save point for prologue. (PR #129855)
Tony Varghese via llvm-commits
- [clang] [llvm] [RISCV] Add Qualcomm uC Xqcibm (Bit Manipulation) extension (PR #129504)
via llvm-commits
- [llvm] Remove unexisting targets from bolt dockerfile (PR #122321)
Peter Waller via llvm-commits
- [llvm] [llvm][docs][nfc] Add a note on GitHub's "squash and merge" (PR #129497)
David Spickett via llvm-commits
- [llvm] [llvm][docs] Extend docs on GitHub's "squash and merge" (PR #129497)
Andrzej Warzyński via llvm-commits
- [llvm] 5c375c3 - AMDGPU: Fix worklist management in simplifyDemandedVectorEltsIntrinsic
Matt Arsenault via llvm-commits
- [llvm] [LV][TTI] Remove unused ReductionFlags. NFC (PR #129858)
Luke Lau via llvm-commits
- [llvm] [LV][NFC] Use new filter-all-after update_test_scripts option (PR #129047)
Sam Tebbs via llvm-commits
- [llvm] [VPlan] Move FOR splice cost into VPInstruction::FirstOrderRecurrenceSplice (PR #129645)
Mel Chen via llvm-commits
- [llvm] AMDGPU: Handle demanded subvectors for readfirstlane (PR #128648)
Matt Arsenault via llvm-commits
- [llvm] [RISCV] Check feature bits in getBrCond (PR #129859)
Sudharsan Veeravalli via llvm-commits
- [llvm] [SPIR-V] Add SPV_INTEL_memory_access_aliasing extension (PR #129800)
Vyacheslav Levytskyy via llvm-commits
- [llvm] [NFC][BOLT] Make file-local cl::opt global variables static (PR #126472)
via llvm-commits
- [clang] [llvm] [Assignment Tracking] Replace `undef` debug info with `poison` (PR #129755)
Orlando Cazalet-Hyams via llvm-commits
- [llvm] [MachineCSE] Enhance MachineCSE simple PRE to find common subexpressi… (PR #129860)
via llvm-commits
- [llvm] [AArch64][SVE] Fold integer lane 0 extract and store to FPR store (PR #129756)
Benjamin Maxwell via llvm-commits
- [llvm] SplitKit: Take register class directly from instruction definition (PR #129727)
Mikael Holmén via llvm-commits
- [llvm] [AMDGPU][True16][CodeGen] optimize codegen for mad-mix in true16 (PR #124995)
Jay Foad via llvm-commits
- [llvm] e1cea0d - [LV][TTI] Remove unused ReductionFlags. NFC (#129858)
via llvm-commits
- [llvm] [LoongArch] Relax the restrictions of inlineasm operand modifier 'u' and 'w' (PR #129864)
Lu Weining via llvm-commits
- [llvm] [NFC][DebugInfo] Wrap DILineInfo return type with std::optional to handle missing debug info. (PR #129792)
J. Ryan Stinnett via llvm-commits
- [llvm] a98707e - [AggressiveInstCombine] Merge consecutive loads of mixed sizes (#129263)
via llvm-commits
- [llvm] [StackProtector] Fix phi handling in HasAddressTaken() (PR #129248)
John Brawn via llvm-commits
- [llvm] 5e54c92 - [VPlan] Fix crash when unrolling in-loop reduction chains (#129840)
via llvm-commits
- [llvm] [AMDGCN] Allow unscheduling of bundled insns (PR #129769)
Julian Brown via llvm-commits
- [clang] [llvm] [polly] [IR] Store Triple in Module (NFC) (PR #129868)
Nikita Popov via llvm-commits
- [llvm] [AMDGPU] Add option to bias SGPR allocation to reduce read hazards (PR #129869)
Carl Ritson via llvm-commits
- [llvm] b673a59 - [AArch64] Add BE test coverage for popcount. NFC
David Green via llvm-commits
- [flang] [llvm] [mlir] [mlir][OpenMP] fix crash outlining infinite loop (PR #129872)
Tom Eccles via llvm-commits
- [llvm] [ARM] Speedups for CombineBaseUpdate. (PR #129725)
Peter Smith via llvm-commits
- [llvm] c8583e8 - [Xtensa] Fix build (NFC)
Nikita Popov via llvm-commits
- [llvm] [RISCV] Generate MIPS load/store pair instructions (PR #124717)
Djordje Todorovic via llvm-commits
- [llvm] ba1da5c - [CSKY] Update fp16-promote.ll test (NFC)
Nikita Popov via llvm-commits
- [llvm] 53c1579 - [StackProtector] Fix phi handling in HasAddressTaken() (#129248)
via llvm-commits
- [llvm] Support: Fix program error test failures when using fork (PR #129252)
Aleksandr Popov via llvm-commits
- [llvm] [InstCombine] recognize missed i128 split optimization (PR #129363)
Simon Pilgrim via llvm-commits
- [llvm] e1c9c84 - Support: Fix program error test failures when using fork (#129252)
via llvm-commits
- [llvm] [IR] Return correct memory effects for `convergencectrl` (PR #129874)
Yingwei Zheng via llvm-commits
- [llvm] a614f2b - [StackProtector] Fix domtree verification in NewPM
Nikita Popov via llvm-commits
- [llvm] [ValueTracking] ComputeNumSignBitsImpl - add basic handling of BITCAST nodes (PR #127218)
Simon Pilgrim via llvm-commits
- [llvm] [JSON][NFC] Support `print` and `dump` methods in `json::Value` (PR #129302)
Nikita Popov via llvm-commits
- [compiler-rt] [tsan] Fix false positive on dispatch blocks created with the barrier flag (PR #129876)
via llvm-commits
- [llvm] [LLVM][DAGCombine] Remove combiner-vector-fcopysign-extend-round. (PR #129878)
Paul Walker via llvm-commits
- [llvm] [AArch64] Fix BE popcount casts. (PR #129879)
David Green via llvm-commits
- [llvm] [CodeGen][NewPM] Port "ShrinkWrap" pass to NPM (PR #129880)
Vikram Hegde via llvm-commits
- [llvm] [RISCV] Handle ADD in RISCVInstrInfo::isCopyInstrImpl (PR #81123)
Alex Bradbury via llvm-commits
- [llvm] dd662d8 - [RISCV] Handle ADD in RISCVInstrInfo::isCopyInstrImpl (#81123)
via llvm-commits
- [llvm] [AMDGPU] Masked load vectortype test (PR #129703)
Matt Arsenault via llvm-commits
- [llvm] [LoopIdiom] Select llvm.experimental.memset.pattern intrinsic rather than memset_pattern16 libcall (PR #126736)
Alex Bradbury via llvm-commits
- [llvm] [CI] Extend metrics container to log BuildKite metrics (PR #129699)
Nathan Gauër via llvm-commits
- [llvm] [X86] use lowerShuffleWithPERMV helper to create VPERMV/VPERMV3 nodes (PR #129882)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Phoebe Wang via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Phoebe Wang via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Phoebe Wang via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Fold VPERMV(MASK,CONCAT(LO,HI)) -> VPERMV3(WIDEN(LO),MASK',WIDEN(HI)) (PR #129708)
Phoebe Wang via llvm-commits
- [llvm] Add support for the intrinsic @llvm.fptosi.sat.* and @llvm.fptoui.sat.* (PR #129222)
via llvm-commits
- [llvm] 0228b77 - [SDAG] Add missing SoftenFloatRes legalization for FMODF (#129264)
via llvm-commits
- [llvm] [AArch64][SVE] Fold integer lane extract and store to FPR store (PR #129756)
Benjamin Maxwell via llvm-commits
- [llvm] IR2Builder tool for converting LLVM IR files into C++ IRBuilder API (PR #117129)
Marek Sedláček via llvm-commits
- [llvm] AMDGPU: Fix trying to query end iterator for DebugLoc (PR #129886)
Matt Arsenault via llvm-commits
- [llvm] [Offload] Implement the remaining initial Offload API (PR #122106)
Callum Fare via llvm-commits
- [lld] [llvm] [readobj][Arm][AArch64] Refactor Build Attributes parsing under ELFAtributeParser and add support for AArch64 Build Attributes (PR #128727)
via llvm-commits
- [llvm] [LoopInterchange] Prevent from undoing its own transformation (PR #127473)
Ryotaro Kasuga via llvm-commits
- [llvm] 6262d67 - [RISCV] Check subtarget feature in getBrCond (#129859)
via llvm-commits
- [llvm] 844a1d5 - [IR] Return correct memory effects for `convergencectrl` (#129874)
via llvm-commits
- [llvm] [PreISelIntrinsicLowering] Support producing memset_pattern16 when loading from constant global (PR #129220)
Alex Bradbury via llvm-commits
- [llvm] adb5d6a - [X86] use lowerShuffleWithPERMV helper to create VPERMV/VPERMV3 nodes (#129882)
via llvm-commits
- [llvm] [PreISelIntrinsicLowering] Look through ptrtoint for a constant (e.g. global ptr) when trying to produce memset_pattern16 (PR #129220)
Alex Bradbury via llvm-commits
- [llvm] [AMDGPU][True16][CodeGen] add v_cndmask_t16 to hazardmask (PR #128912)
Joe Nash via llvm-commits
- [llvm] f5d2996 - AMDGPU: Fix trying to query end iterator for DebugLoc (#129886)
via llvm-commits
- [clang] [llvm] [OpenMP] Parsing/Sema support for self_maps (PR #129888)
via llvm-commits
- [llvm] [MachineCopyPropagation] Recognise and delete no-op moves produced after forwarded uses (PR #129889)
Alex Bradbury via llvm-commits
- [llvm] [GVN] MemorySSA for GVN: embed the memory state in symbolic expressions (PR #123218)
Antonio Frighetto via llvm-commits
- [llvm] PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (PR #129744)
Stephen Long via llvm-commits
- [llvm] [IR] Avoid self-referencing values caused by PHI node removal (PR #129501)
Robert Imschweiler via llvm-commits
- [llvm] [AMDGPU][GISel] Add 64bit pattern to emit `v_lshl_add_u64` (PR #124763)
Alan Li via llvm-commits
- [clang] [llvm] [Clang][LLVM] Implement single-single vectors MOP4{A/S} (PR #127797)
Virginia Cangelosi via llvm-commits
- [llvm] e122483 - [Aarch64] [ISel] Don't save vaargs registers if vaargs are unused (#126780)
via llvm-commits
- [llvm] 5223ddd - [ctxprof] Prepare profile format for flat profiles (#129626)
via llvm-commits
- [llvm] 04d4314 - [RISCV] Fix a typo in fixed_m2_in_m4_tail test [nfc]
Philip Reames via llvm-commits
- [llvm] [BOLT] Do not return Def-ed registers from MCPlusBuilder::getUsedRegs (PR #129890)
Anatoly Trosinenko via llvm-commits
- [llvm] [InferAttrs] Mark floating-point libcalls as errno-writing (PR #124742)
Antonio Frighetto via llvm-commits
- [llvm] Add support for fixed-point types (PR #129596)
Paul T Robinson via llvm-commits
- [llvm] a537724 - [LLVM][DAGCombine] Remove combiner-vector-fcopysign-extend-round. (#129878)
via llvm-commits
- [llvm] [ms] [llvm-ml] Allow optional parenthesized arguments for macros (PR #129891)
Eric Astor via llvm-commits
- [flang] [llvm] [Premerge] Add flang-rt (PR #128678)
Michael Kruse via llvm-commits
- [lld] [LLD][ELF] Don't spill to same memory region (PR #129795)
Peter Smith via llvm-commits
- [llvm] 9925359 - [flang][llvm][openmp]Add Initializer clause to OMP.td (#129540)
via llvm-commits
- [flang] [llvm] [flang][llvm][openmp]Add Initializer clause to OMP.td (PR #129540)
Mats Petersson via llvm-commits
- [llvm] AMDGPU: Add amdgpu-num-agpr attribute to control AGPR allocation (PR #128034)
Matt Arsenault via llvm-commits
- [llvm] AMDGPU: Add amdgpu-agpr-alloc attribute to control AGPR allocation (PR #128034)
Matt Arsenault via llvm-commits
- [llvm] [LoopVectorize] Further improve cost model for early exit loops (PR #126235)
David Sherwood via llvm-commits
- [compiler-rt] Add cmake option to enable/disable searching PATH for symbolizer (PR #129012)
via llvm-commits
- [clang] [llvm] [libclang/python] Enable packaging libclang bindings (PR #125806)
Ryan Mast via llvm-commits
- [llvm] [DTLTO][LLVM] Integrated Distributed ThinLTO (DTLTO) (PR #127749)
via llvm-commits
- [llvm] [AMDGPU] InstCombine llvm.amdgcn.ds.bpermute with uniform arguments (PR #129895)
Jay Foad via llvm-commits
- [llvm] [SLP]Represent SLP graph as a tree (PR #126771)
via llvm-commits
- [llvm] [X86] Extend shuf128(concat(x,y),concat(z,w)) -> shuf128(widen(y),widen(w)) folds to peek through bitcasts (PR #129896)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Extend shuf128(concat(x,y),concat(z,w)) -> shuf128(widen(y),widen(w)) folds to peek through bitcasts (PR #129896)
via llvm-commits
- [llvm] [X86] Extend shuf128(concat(x,y),concat(z,w)) -> shuf128(widen(y),widen(w)) folds to peek through bitcasts (PR #129896)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Extend shuf128(concat(x,y),concat(z,w)) -> shuf128(widen(y),widen(w)) folds to peek through bitcasts (PR #129896)
Phoebe Wang via llvm-commits
- [llvm] [X86] Extend shuf128(concat(x,y),concat(z,w)) -> shuf128(widen(y),widen(w)) folds to peek through bitcasts (PR #129896)
Simon Pilgrim via llvm-commits
- [llvm] Addition of @llvm.lround.* and @llvm.llround.* intrinsic (PR #129240)
via llvm-commits
- [llvm] [AMDGPU] Detect trivially uniform arguments in InstCombine (PR #129897)
Jay Foad via llvm-commits
- [llvm] [BOLT][AArch64] Do not crash on authenticated branch instructions (PR #129898)
Anatoly Trosinenko via llvm-commits
- [llvm] [VPlan] Fold NOT into predicate of wide compares. (PR #129430)
David Sherwood via llvm-commits
- [llvm] [LoopUtils] Saturate at INT_MAX when estimating TC (PR #129683)
David Sherwood via llvm-commits
- [llvm] f39e81e - [gn build] Port 6c4febee2992
LLVM GN Syncbot via llvm-commits
- [llvm] [SPIRV] Add support for the intrinsic @llvm.fptosi.sat.* and @llvm.fptoui.sat.* (PR #129222)
Nikita Popov via llvm-commits
- [llvm] 6e749f5 - [RISCV] Adjust RISCVVectorMaskDAGMutation to look for copy to V0 (#129296)
via llvm-commits
- [llvm] 88736f5 - [BPF] Avoid repeated map lookups (NFC) (#129820)
via llvm-commits
- [llvm] fb9329c - [ExecutionEngine] Avoid repeated hash lookups (NFC) (#129822)
via llvm-commits
- [llvm] 39c454a - [TTI] getScalingFactorCost should return InstructionCost::getInvalid() instead of -1. (#129802)
via llvm-commits
- [llvm] 58670aa - [FastISel] Use Register. NFC
Craig Topper via llvm-commits
- [llvm] d4ab3df - [AArch64] Fix SVE scalar fcopysign lowering without neon. (#129787)
via llvm-commits
- [llvm] [AMDGPU] Merge consecutive wait_alu instruction (PR #128916)
Nicolai Hähnle via llvm-commits
- [llvm] [ms] [llvm-ml] Allow optional parenthesized arguments for macros (PR #129905)
Eric Astor via llvm-commits
- [llvm] [X86] isFreeToSplitVector - use a SDValue instead of SDNode argument. NFC. (PR #129906)
Simon Pilgrim via llvm-commits
- [llvm] [FuncComp] Compare MDNodes in cmpMetadata using cmpMDNode. (PR #128878)
Kuba Mracek via llvm-commits
- [llvm] 03da079 - [LoopUtils] Saturate at INT_MAX when estimating TC (#129683)
via llvm-commits
- [llvm] [DirectX] Match DXC when storing `RWBuffer<float>` (PR #129911)
Justin Bogner via llvm-commits
- [llvm] [SLP] Make getSameOpcode support interchangeable instructions. (PR #127450)
Han-Kuan Chen via llvm-commits
- [llvm] [LAA] Hoist setting condition for rt-checks (NFC) (PR #128045)
Ramkumar Ramachandra via llvm-commits
- [llvm] e49180d - [RISCV] Xqccmp Code Generation (#128815)
via llvm-commits
- [clang] [llvm] [RISCV] Xqccmp Code Generation (PR #128815)
Sam Elliott via llvm-commits
- [llvm] [PowerPC] Add intrinsics and tests for basic Dense Math enablement instructions (PR #129913)
via llvm-commits
- [compiler-rt] [libc] [libc][sched] Implement proxy headers for `cpu_set_t`, `struct sched_param` and `sched_macros`. (PR #126303)
Krishna Pandey via llvm-commits
- [llvm] [IR] Fix assertion error in User new/delete edge case (PR #129914)
Marc Auberer via llvm-commits
- [clang] [lld] [llvm] Integrated Distributed ThinLTO (DTLTO): Initial support (PR #126654)
via llvm-commits
- [clang] [lld] [llvm] Integrated Distributed ThinLTO (DTLTO): Design Overview (PR #126654)
via llvm-commits
- [llvm] update_test_checks: add new --filter-all-after option (PR #129739)
Florian Hahn via llvm-commits
- [llvm] [llvm] Implement address sanitizer on AIX (2/3) (PR #129926)
Jake Egan via llvm-commits
- [llvm] ab811e7 - [AArch64] Fix BE popcount casts. (#129879)
via llvm-commits
- [llvm] [llvm-dwarfdump] Make --verify for .debug_names multithreaded. (PR #127281)
Greg Clayton via llvm-commits
- [clang] [llvm] [win][x64] Unwind v2 3/n: Add support for emitting unwind v2 information (equivalent to MSVC /d2epilogunwind) (PR #129142)
Daniel Paoliello via llvm-commits
- [llvm] [AMDGPU][True16] added Pre-RA hint to improve copy elimination (PR #103366)
Joe Nash via llvm-commits
- [llvm] [ctxprof] Profile section for flat profiles (PR #129932)
Mircea Trofin via llvm-commits
- [llvm] [win] Fix EH Cont Guard targets when SEH personality is used (PR #129612)
Daniel Paoliello via llvm-commits
- [llvm] [nfc] Small fixups (coding style) post- PR #129626 (PR #129935)
Mircea Trofin via llvm-commits
- [llvm] [Github] Prefer ubuntu-24.04 over ubuntu-latest (PR #129936)
Aiden Grossman via llvm-commits
- [llvm] [AMDGPU][True16][CodeGen] update waitcnt for true16 (PR #128927)
Brox Chen via llvm-commits
- [compiler-rt] [scudo] Add primary option to enable/disable cache blocks. (PR #129794)
Christopher Ferris via llvm-commits
- [llvm] PowerPC: Use REG_SEQUENCE instead of INSERT_SUBREG (PR #129941)
Lei Huang via llvm-commits
- [clang] [libc] [lld] [llvm] Ugly example of building libc to spirv (PR #128585)
Jon Chesterfield via llvm-commits
- [llvm] [flang] explicitly cast the pointer to void* in std::memcpy calls (NFC) (PR #129946)
Kelvin Li via llvm-commits
- [llvm] [DAGCombiner] Attempt to fold 'add' nodes to funnel-shift or rotate (PR #125612)
Justin Fargnoli via llvm-commits
- [llvm] [RISCV] Update some of the RVV memory ops in SiFive P400 & P600 sched models (PR #129575)
Craig Topper via llvm-commits
- [clang] [llvm] [HLSL] [DXIL] Implement the AddUint64 HLSL function and the UAddc DXIL op (PR #127137)
Deric C. via llvm-commits
- [llvm] [Github][libc++] Prefer ubuntu-24.04 over ubuntu-latest (PR #129949)
Aiden Grossman via llvm-commits
- [llvm] [AMDGPU] Filter candidates of LiveRegOptimizer for profitable cases (PR #124624)
Jeffrey Byrnes via llvm-commits
- [llvm] [win] NFC: Rename `EHCatchret` to `EHCont` to allow for EH Continuation targets that aren't `catchret` instructions (PR #129953)
Daniel Paoliello via llvm-commits
- [llvm] [SelectionDAG] Add more cases for UDIV and SDIV (PR #86452)
via llvm-commits
- [llvm] [Flang] explicitly link the pthread library when building shared flang-rt. (PR #129956)
Daniel Chen via llvm-commits
- [llvm] [DAG] isKnownNeverZero - add more cases for UDIV, SDIV, SRA, and SRL operations (PR #89522)
via llvm-commits
- [clang] [llvm] [RISCV] QCI Interrupt Support (PR #129957)
Sam Elliott via llvm-commits
- [llvm] 45759fe - [AMDGPU] Filter candidates of LiveRegOptimizer for profitable cases (#124624)
via llvm-commits
- [clang] [llvm] [MTE] generalize overalignment / size of MTE globals (PR #121957)
Peter Collingbourne via llvm-commits
- [llvm] [DebugInfo] Preserve line and column number when merging debug info. (PR #129960)
Snehasish Kumar via llvm-commits
- [llvm] 5422e2c - [AArch64][GlobalISel] On Darwin don't fold globals into the offset of prefetches.
Amara Emerson via llvm-commits
- [llvm] [SPIR-V] Add support for inline SPIR-V types (PR #125316)
Cassandra Beckley via llvm-commits
- [llvm] [LowerTypeTests] Skip declarations when determining Thumb support (PR #129599)
Eli Friedman via llvm-commits
- [llvm] fplower update (PR #128917)
Brox Chen via llvm-commits
- [llvm] t16 type check in getRegclass (PR #128917)
Brox Chen via llvm-commits
- [llvm] b4ecebe - [HLSL] [DXIL] Implement the AddUint64 HLSL function and the UAddc DXIL op (#127137)
via llvm-commits
- [llvm] [libc][bazel] Add targets for float16 math (PR #129965)
Michael Jones via llvm-commits
- [llvm] [bolt][aarch64] Adding test with unsupported indirect branches (PR #127655)
Maksim Panchenko via llvm-commits
- [lld] [LLD][COFF] Support CF guards on ARM64X (PR #128440)
Zequan Wu via llvm-commits
- [llvm] [RISCV] Remove the TODO for fmaximum/fminimum from the tests. (NFC) (PR #129969)
Jim Lin via llvm-commits
- [llvm] [RISCV] Remove the TODO for folding bswap and shift from the test. (NFC) (PR #129972)
Jim Lin via llvm-commits
- [clang] [llvm] [SYCL][DOC] Add documentation for SYCL compilation flow (PR #129973)
Arvind Sudarsanam via llvm-commits
- [llvm] f4ba2bf - AMDGPU: Add amdgpu-agpr-alloc attribute to control AGPR allocation (#128034)
via llvm-commits
- [llvm] AMDGPU: Replace amdgpu-no-agpr with amdgpu-agpr-alloc (PR #129893)
Matt Arsenault via llvm-commits
- [llvm] a216358 - AMDGPU: Replace amdgpu-no-agpr with amdgpu-agpr-alloc (#129893)
via llvm-commits
- [llvm] [InstCombine] Canonicalize manual signed mul overflows (PR #100048)
via llvm-commits
- [llvm] [msan][NFCI] Add tests for Arm NEON vector load (PR #125267)
Thurston Dang via llvm-commits
- [llvm] Revert "[LTO][Pipelines][Coro] De-duplicate Coro passes" (PR #129977)
Vitaly Buka via llvm-commits
- [clang] [llvm] [HLSL][RootSignature] Implement Parsing of Descriptor Tables (PR #122982)
Finn Plummer via llvm-commits
- [llvm] [BOLT][AArch64] Keep relocations for linker-relaxed instructions. NFCI (PR #129980)
Maksim Panchenko via llvm-commits
- [llvm] ADT: Switch to a raw pointer for DoubleAPFloat::Floats. (PR #129981)
Peter Collingbourne via llvm-commits
- [lld] [lld][LoongArch] Relax call36/tail36: R_LARCH_CALL36 (PR #123576)
Zhaoxin Yang via llvm-commits
- [llvm] gisel lower fp64 to fp16 (PR #128911)
Brox Chen via llvm-commits
- [llvm] AMDGPU][True16][CodeGen] lower FP_Round in true16 (PR #128911)
Brox Chen via llvm-commits
- [llvm] AMDGPU][True16][CodeGen] fptrunc f64 to f16 in true16 (PR #128911)
Brox Chen via llvm-commits
- [llvm] c14d3df - [msan][NFCI] Add tests for Arm NEON vector load (#125267)
via llvm-commits
- [llvm] SelectionDAG/expandFMINIMUMNUM_FMAXIMUMNUM: FCANONICALIZE is needed only for sNaN (PR #108180)
YunQiang Su via llvm-commits
- [llvm] [spirv] Added lowering for llvm.sadd.with.overflow intrinsic (PR #129475)
via llvm-commits
- [llvm] [SPIRV] support for the intrinsic @llvm.fptosi.sat.* and @llvm.fptoui.sat.* (PR #129222)
via llvm-commits
- [llvm] 463a096 - [RISCV] Remove the TODO for fmaximum/fminimum from the tests. (NFC) (#129969)
via llvm-commits
- [llvm] 316f68f - [RISCV] Remove the TODO for folding bswap and shift from the test. (NFC) (#129972)
via llvm-commits
- [compiler-rt] a22881c - [ORC-RT] Fix type name in comment. NFC.
Lang Hames via llvm-commits
- [llvm] f905bf3 - [ORC] Remove the Triple argument from LLJITBuilder::ObjectLinkingLayerCreator.
Lang Hames via llvm-commits
- [llvm] c72ebee - ADT: Switch to a raw pointer for DoubleAPFloat::Floats.
via llvm-commits
- [llvm] [PowerPC] [NFC] Refine PowerPC GISel files according to clang-tidy checks (PR #129780)
Amy Kwan via llvm-commits
- [llvm] c861c1a - Revert "[ORC] Remove the Triple argument from LLJITBuilder::ObjectLinking..."
Lang Hames via llvm-commits
- [llvm] [IPO] Avoid repeated hash lookups (NFC) (PR #129987)
Kazu Hirata via llvm-commits
- [llvm] [Instrumentation] Avoid repeated hash lookups (NFC) (PR #129988)
Kazu Hirata via llvm-commits
- [llvm] [Scalar] Avoid repeated hash lookups (NFC) (PR #129989)
Kazu Hirata via llvm-commits
- [llvm] [Utils] Avoid repeated hash lookups (NFC) (PR #129990)
Kazu Hirata via llvm-commits
- [llvm] [llvm-dwarfdump] Avoid repeated hash lookups (NFC) (PR #129991)
Kazu Hirata via llvm-commits
- [flang] [llvm] [flang][rt] Use allocator registry to allocate the pointer payload (PR #129992)
Valentin Clement バレンタイン クレメン via llvm-commits
- [llvm] [llvm-jitlink] Avoid repeated hash lookups (NFC) (PR #129993)
Kazu Hirata via llvm-commits
- [llvm] [X86] Support peephole optimization with CCMP instruction (PR #129994)
Feng Zou via llvm-commits
- [llvm] 75f6fe2 - [MC] Remove unneeded MCSymbolRefExpr::create overload and add comments
Fangrui Song via llvm-commits
- [llvm] b18e5b6 - Re-apply "[ORC] Remove the Triple argument from LLJITBuilder::..." with fixes.
Lang Hames via llvm-commits
- [llvm] [VP][RISCV][WIP] Add a vp.load.ff intrinsic for fault only first load. (PR #128593)
Craig Topper via llvm-commits
- [llvm] 6e7e46c - [RISCV] Add Qualcomm uC Xqcibm (Bit Manipulation) extension (#129504)
via llvm-commits
- [llvm] [AArch64][CostModel] Alter sdiv/srem cost where the divisor is constant (PR #123552)
David Green via llvm-commits
- [llvm] fe56c4c - [MC] Remove unneeded VK_None argument from MCSymbolRefExpr::create. NFC
Fangrui Song via llvm-commits
- [llvm] 87976ca - [M68k] Suppress compilation warning `enumerated mismatch in conditional expression`. (NFC)
Jim Lin via llvm-commits
- [llvm] Xtensa] Implement windowed call ABI. (PR #130001)
Andrei Safronov via llvm-commits
- [llvm] 687854a - [MC] Remove unneeded VK_None argument from MCSymbolRefExpr::create. NFC
Fangrui Song via llvm-commits
- [llvm] [Xtensa] Implement Xtensa MAC16 Option. (PR #130004)
Andrei Safronov via llvm-commits
- [llvm] [AMDGPU] Add intrinsics and MIs for ds_bvh_stack_* (PR #130007)
Mariusz Sikora via llvm-commits
- [llvm] bae6644 - [LoongArch] Relax the restrictions of inlineasm operand modifier 'u' and 'w' (#129864)
via llvm-commits
- [llvm] c6e2cbe - [LV] Regenerate select-cmp-predicated.ll with UTC. NFC
Luke Lau via llvm-commits
- [llvm] 1987d18 - [X86] isFreeToSplitVector - use a SDValue instead of SDNode argument. NFC. (#129906)
via llvm-commits
- [llvm] 6311e3f - [ValueTracking] ComputeNumSignBitsImpl - add basic handling of BITCAST nodes (#127218)
via llvm-commits
- [clang] [llvm] [RISCV] Add Qualcomn uC Xqcili (load large immediates) extension (PR #130012)
via llvm-commits
- [llvm] [AMDGPU] Support block load/store for CSR (PR #130013)
Diana Picus via llvm-commits
- [llvm] [SPIRV] Addition of @llvm.lround.* and @llvm.llround.* intrinsic (PR #129240)
Aadesh PremKumar via llvm-commits
- [llvm] [AMDGPU] Add GFX12 S_ALLOC_VGPR instruction (PR #130018)
Diana Picus via llvm-commits
- [llvm] d61d219 - Adding support in llvm-exegesis for Aarch64 for handling FPR64/128, PPR16 and ZPR128 reg class. (#127564)
via llvm-commits
- [llvm] [RISCV][LibCall] Add libcall for i64 -> bf16 (PR #130024)
Jim Lin via llvm-commits
- [llvm] [MCA] Adding missing instructions in AArch64 Neoverse V1 tests (PR #128892)
Julien Villette via llvm-commits
- [llvm] 2c7e7b5 - [X86] Extend shuf128(concat(x,y),concat(z,w)) -> shuf128(widen(y),widen(w)) folds to peek through bitcasts (#129896)
via llvm-commits
- [llvm] f01e760 - [AArch64][SVE] Improve fixed-length addressing modes. (#129732)
via llvm-commits
- [llvm] [CodeGen] Expansion of scalable vector reductions (PR #129214)
via llvm-commits
- [llvm] 979c275 - [IR] Store Triple in Module (NFC) (#129868)
via llvm-commits
- [compiler-rt] [compiler-rt] Implement address sanitizer on AIX (3/3) (PR #130028)
Jake Egan via llvm-commits
- [llvm] AMDGPU: Add gfx950 cost model tests for minimum and maximum (PR #130029)
Matt Arsenault via llvm-commits
- [llvm] 86cf4ed - [ARM] Speedups for CombineBaseUpdate. (#129725)
via llvm-commits
- [llvm] AMDGPU: Fix gfx950 ashr pk i8/u8 patterns (PR #130040)
Matt Arsenault via llvm-commits
- [llvm] [WIP][LV][VPlan] For reverse iterative continuous load and store access, use unit load/store (PR #130032)
via llvm-commits
- [llvm] AMDGPU: Add pseudoinstruction for agpr or vgpr constants (PR #130042)
Matt Arsenault via llvm-commits
- [llvm] [windows] Always pass fp128 arguments indirectly (PR #128848)
Trevor Gross via llvm-commits
- [llvm] [AMDGPU] Fix edge case of buffer OOB handling (PR #115479)
Piotr Sobczak via llvm-commits
- [clang] [llvm] [Clang][LLVM] Implement single-multi vectors MOP4{A/S} (PR #128854)
Virginia Cangelosi via llvm-commits
- [llvm] [X86] Use fence(seq_cst) in IdempotentRMWIntoFencedLoad (PR #126521)
Mosè Giordano via llvm-commits
- [llvm] [AArch64] Improve vector funnel shift by constant costs. (PR #130044)
David Green via llvm-commits
- [llvm] f7c0f33 - [lto] Add TargetParser dependency
Nikita Popov via llvm-commits
- [llvm] [GVN][NFC] Fix some more coding standard violations (PR #130046)
Madhur Amilkanthwar via llvm-commits
- [llvm] 9deed7d - [GVN][NFC] Fix some more coding standard violations (#130046)
via llvm-commits
- [llvm] [VPlan] Remove dead AnyOf reduction case in VPReductionRecipe. NFCI (PR #130048)
Luke Lau via llvm-commits
- [llvm] [AMDGPU] Add safe-smem-prefetch SubtargetFeature off by default (PR #130050)
Mariusz Sikora via llvm-commits
- [llvm] SelectionDAG: Support nofpclass(nan/qnan/snan) (PR #130051)
YunQiang Su via llvm-commits
- [llvm] 5faa413 - AMDGPU: Add gfx950 cost model tests for minimum and maximum (#130029)
via llvm-commits
- [llvm] [AMDGPU] Remove RegisterEncoding from SIInsertWaitcnts. NFC. (PR #130056)
Stephen Thomas via llvm-commits
- [llvm] d9af34f - [Kaleidoscope] Adjust after Module Triple change
Nikita Popov via llvm-commits
- [llvm] [llvm-exegesis] Follow up of #127564: fix test. NFC. (PR #130072)
Sjoerd Meijer via llvm-commits
- [llvm] dc9d217 - [llvm-exegesis] Follow up of #127564: fix test. NFC. (#130072)
via llvm-commits
- [llvm] PeepholeOpt: Do not skip reg_sequence sources with subregs (PR #125667)
Matt Arsenault via llvm-commits
- [llvm] Add support for the extension SPV_INTEL_fp_fast_math_mode (PR #130073)
via llvm-commits
- [llvm] [llvm-config] Fix libLLVM.dylib detection (PR #82990)
Tim Neumann via llvm-commits
- [llvm] 156cdcf - [Assignment Tracking] Replace `undef` debug info with `poison` (#129755)
via llvm-commits
- [llvm] [LV] Strip unreachable SCEV-check blocks (PR #130079)
Ramkumar Ramachandra via llvm-commits
- [llvm] [LV] Use PatternMatch in emitTransformedIndex (NFC) (PR #130081)
Ramkumar Ramachandra via llvm-commits
- [llvm] [LoopVectorize] Don't scalarize predicated instruction with optsize (PR #129265)
David Sherwood via llvm-commits
- [llvm] InferAddressSpaces: Replace undef with poison in tests (PR #130083)
Matt Arsenault via llvm-commits
- [llvm] 5ee1c0b - [windows] Always pass fp128 arguments indirectly (#128848)
via llvm-commits
- [llvm] [AMDGPU][NFC] Update name for BVH Intersect Ray (PR #130036)
Matt Arsenault via llvm-commits
- [llvm] PeepholeOpt: Remove dead checks for subregister def mismatch (PR #130084)
Matt Arsenault via llvm-commits
- [llvm] 29ff168 - [llvm][docs] Extend docs on GitHub's "squash and merge" (#129497)
via llvm-commits
- [llvm] [SPIR-V] Handle struct member loading from ptrcast (PR #130089)
Nathan Gauër via llvm-commits
- [llvm] [BOLT] Enable hugify for AArch64 (PR #117158)
via llvm-commits
- [llvm] [LV] Improve a test, regen with UTC (PR #130092)
Ramkumar Ramachandra via llvm-commits
- [llvm] 59e0704 - [AMDGPU] Remove RegisterEncoding from SIInsertWaitcnts. NFC. (#130056)
via llvm-commits
- [llvm] [AMDGPU] Reduce size of SGPR arrays in SIInsertWaitcnts. NFC. (PR #130097)
Jay Foad via llvm-commits
- [llvm] 9ea2da5 - [NFC][LLVM] Refactor llvm/test/CodeGen/AArch64/sve{2}-fcopysign.ll
Paul Walker via llvm-commits
- [llvm] b21663c - SplitKit: Take register class directly from instruction definition (#129727)
via llvm-commits
- [llvm] [LLVM][SVE] Add isel for scalable vector bfloat copysign operations. (PR #130098)
Paul Walker via llvm-commits
- [clang] [llvm] [analysis] Software Bill of Mitigations (PR #130103)
Matthew Levy via llvm-commits
- [llvm] [DebugInfo] Merge partially matching chains of textual inclusions (PR #125780)
Vladislav Dzhidzhoev via llvm-commits
- [llvm] bbabf4e - [AMDGPU][NFC] Update name for BVH Intersect Ray (#130036)
via llvm-commits
- [llvm] [AMDGPU] Add intrinsic and MI for image_bvh_dual_intersect_ray (PR #130038)
Mariusz Sikora via llvm-commits
- [llvm] [MC] output inlined-at debug info (PR #106230)
Matt Arsenault via llvm-commits
- [llvm] [BOLT][AArch64] Support for pointer authentication (v2) (PR #120064)
via llvm-commits
- [clang] [llvm] [Clang][LLVM] Implement multi-single vectors MOP4{A/S} (PR #129226)
Jonathan Thackray via llvm-commits
- [llvm] [ValueTracking] Skip incoming values that are the same as the phi in `isGuaranteedNotToBeUndefOrPoison` (PR #130111)
via llvm-commits
- [llvm] 8eeeddb - [X86] lowerV8I16GeneralSingleInputShuffle - for splat PSHUFW+PSHUFD patterns, widen the splats to encourage combines (#129854)
via llvm-commits
- [llvm] Replace m_SpecificInt(1) with m_One() (NFC) (PR #102173)
via llvm-commits
- [llvm] [InstCombine] Add commuted variants for (A ^ B) & ((B ^ C) ^ A) -> (A ^ B) & C (PR #96673)
via llvm-commits
- [llvm] [TailDuplicator] Do not restrict the computed gotos (PR #114990)
via llvm-commits
- [llvm] 757554e - Regenerate checks in test/Transforms/InstCombine/AMDGPU/. NFC.
Jay Foad via llvm-commits
- [llvm] be5149a - [AMDGPU] InstCombine llvm.amdgcn.ds.bpermute with uniform arguments (#129895)
via llvm-commits
- [llvm] [X86] getFauxShuffleMask - always match insert_subvector(insert_subvector(undef,sub,0),sub,c) 'subvector splat' patterns (PR #130115)
Simon Pilgrim via llvm-commits
- [llvm] [X86] getFauxShuffleMask - always match insert_subvector(insert_subvector(undef,sub,0),sub,c) 'subvector splat' patterns (PR #130115)
via llvm-commits
- [llvm] [X86] getFauxShuffleMask - always match insert_subvector(insert_subvector(undef,sub,0),sub,c) 'subvector splat' patterns (PR #130115)
Simon Pilgrim via llvm-commits
- [llvm] [X86] getFauxShuffleMask - always match insert_subvector(insert_subvector(undef,sub,0),sub,c) 'subvector splat' patterns (PR #130115)
Simon Pilgrim via llvm-commits
- [llvm] [X86] getFauxShuffleMask - always match insert_subvector(insert_subvector(undef,sub,0),sub,c) 'subvector splat' patterns (PR #130115)
Simon Pilgrim via llvm-commits
- [llvm] [mlir] Added PyThreadPool as wrapper around MlirLlvmThreadPool in MLIR python bindings (PR #130109)
via llvm-commits
- [flang] [llvm] [Flang][OpenMP] Allow copyprivate and nowait on the directive clauses (PR #127769)
Michael Klemm via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Jan Leyonberg via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Jan Leyonberg via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Jan Leyonberg via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Jan Leyonberg via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Sergio Afonso via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Sergio Afonso via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Sergio Afonso via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Sergio Afonso via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Sergio Afonso via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
Sergio Afonso via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
via llvm-commits
- [flang] [llvm] [mlir] [Flang][OpenMP][MLIR] Implement close, present and ompx_hold modifiers for Flang maps (PR #129586)
via llvm-commits
- [llvm] 78281fd - Revert "[AMDGPU] InstCombine llvm.amdgcn.ds.bpermute with uniform arguments (#129895)"
Jay Foad via llvm-commits
- [llvm] AMDGPU/GlobalISel: Disable LCSSA pass (PR #124297)
Petar Avramovic via llvm-commits
- [lldb] [llvm] Modify the localCache API to require an explicit commit on CachedFile… (PR #115331)
via llvm-commits
- [llvm] [LV] Fix runtime-VF logic when generating RT-checks (PR #130118)
Ramkumar Ramachandra via llvm-commits
- [llvm] Local: Handle noalias.addrspace in copyMetadataForLoad (PR #130123)
Matt Arsenault via llvm-commits
- [llvm] [SelectionDAG] Preserve fast math flags when legalizing/promoting (PR #130124)
John Brawn via llvm-commits
- [clang] [llvm] Add support for template as type parameter (PR #127654)
via llvm-commits
- [llvm] 3ccacc4 - Revert "[LTO][Pipelines][Coro] De-duplicate Coro passes" (#129977)
via llvm-commits
- [llvm] TODO Revert "Revert "[LTO][Pipelines][Coro] De-duplicate Coro passes"" (PR #130125)
Vitaly Buka via llvm-commits
- [clang] [llvm] [Clang][llvm] Implement fp8 FMOP4A intrinsics (PR #130127)
Virginia Cangelosi via llvm-commits
- [llvm] [LoopUtils] Rename a var in addDiffRuntimeChecks (NFC) (PR #130128)
Ramkumar Ramachandra via llvm-commits
- [llvm] ea59d17 - [X86] getFauxShuffleMask - always match insert_subvector(insert_subvector(undef,sub,0),sub,c) 'subvector splat' patterns (#130115)
via llvm-commits
- [llvm] Remove an incorrect assert in MFMASmallGemmSingleWaveOpt. (PR #130131)
via llvm-commits
- [llvm] 15ba2ce - InferAddressSpaces: Replace undef with poison in tests (#130083)
via llvm-commits
- [llvm] [CostModel] Add type-based cost model for get.active.lane.mask intrinsic (PR #130132)
David Sherwood via llvm-commits
- [clang] [llvm] AMDGPU: Move enqueued block handling into clang (PR #128519)
Matt Arsenault via llvm-commits
- [llvm] [AMDGPU] InstCombine llvm.amdgcn.ds.bpermute with uniform arguments (PR #130133)
Jay Foad via llvm-commits
- [llvm] [AMDGPU][True16][CodeGen] gisel true16 for ICMP (PR #128913)
Brox Chen via llvm-commits
- [llvm] [EquivClasses] Fix signature of operator= (NFC) (PR #130140)
Ramkumar Ramachandra via llvm-commits
- [llvm] AMDGPU][True16][CodeGen] FP_Round f64 to f16 in true16 (PR #128911)
Brox Chen via llvm-commits
- [llvm] 0222b55 - [IPO] Avoid repeated hash lookups (NFC) (#129987)
via llvm-commits
- [llvm] afe14bb - [Utils] Avoid repeated hash lookups (NFC) (#129990)
via llvm-commits
- [llvm] abcab4f - [llvm-dwarfdump] Avoid repeated hash lookups (NFC) (#129991)
via llvm-commits
- [llvm] 92dfc0f - [llvm-jitlink] Avoid repeated hash lookups (NFC) (#129993)
via llvm-commits
- [llvm] 3158525 - [SLP]Fix non-determinism in reused elements analysis
Alexey Bataev via llvm-commits
- [flang] [llvm] [mlir] [flang][OpenMP] Implement HAS_DEVICE_ADDR clause (PR #128568)
Sergio Afonso via llvm-commits
- [llvm] 31845cf - Revert "[SLP]Fix non-determinism in reused elements analysis"
Alexey Bataev via llvm-commits
- [llvm] cc98b35 - [AMDGPU] Masked load vectortype test (#129703)
via llvm-commits
- [llvm] 6d89c04 - [VPlan] Remove dead AnyOf reduction case in VPReductionRecipe. NFCI (#130048)
via llvm-commits
- [libcxx] [llvm] [libc++] Remove official Clang 18 support. (PR #130142)
Mark de Wever via llvm-commits
- [llvm] 68b1fe8 - [LivePhysRegs] Use MCRegister instead of MCPhysReg in interface. NFC
Craig Topper via llvm-commits
- [llvm] d0b8f5d - [RegisterBankInfo] Use MCRegister instead of Register for getMinimalPhysRegClass. NFC
Craig Topper via llvm-commits
- [llvm] bdf50f0 - [CodeGen] Use Register or MCRegister. NFC
Craig Topper via llvm-commits
- [llvm] 81089f0 - [CodeGen] Use Register::id(). NFC
Craig Topper via llvm-commits
- [llvm] [clang] Fix darwin-related tests' XFAIL annotation (PR #130144)
Lucas Duarte Prates via llvm-commits
- [llvm] [EquivClasses] Introduce members iterator-helper (NFC) (PR #130139)
Florian Hahn via llvm-commits
- [llvm] [AMDGPU] Whitelist all intrinsics (PR #130150)
via llvm-commits
- [llvm] [AMDGPU][NFC] Update premerged test from #129703 to reflect upstream (PR #130154)
Janek van Oirschot via llvm-commits
- [llvm] 37aad2c - [AMDGPU][NFC] Update premerged test from #129703 to reflect upstream (#130154)
via llvm-commits
- [llvm] Add DISubrangeType (PR #126772)
Tom Tromey via llvm-commits
- [llvm] 4959025 - [SLP]Fix non-determinism in reused elements analysis
Alexey Bataev via llvm-commits
- [lld] 0efaad0 - Revert "[LLD][COFF] Support CF guards on ARM64X (#128440)"
Zequan Wu via llvm-commits
- [llvm] [AArch64][GISel] Fix lowering of fp16 intrinsics (PR #130156)
Sander de Smalen via llvm-commits
- [llvm] [LoopUtils] Cache VFs in addDiffRuntimeChecks (NFC) (PR #130157)
Ramkumar Ramachandra via llvm-commits
- [llvm] 5f70ed5 - [nfc] Small fixups (coding style) post- PR #129626 (#129935)
via llvm-commits
- [compiler-rt] [Sanitizers][Darwin] Correct iterating of MachO load commands (PR #130161)
Mariusz Borsa via llvm-commits
- [llvm] [DA] do not handle array accesses of different offsets (PR #123436)
Sjoerd Meijer via llvm-commits
- [llvm] Fix crash lowering stack guard on OpenBSD/aarch64. (PR #125416)
via llvm-commits
- [llvm] 00f3089 - [LV] Use PatternMatch in emitTransformedIndex (NFC) (#130081)
via llvm-commits
- [llvm] [NFC][TableGen] Eliminate use of `ConstRecIter` from SubtargetEmitter (PR #130162)
Rahul Joshi via llvm-commits
- [llvm] [z/OS] Add call to shmctl() to release shared memory on z/OS (PR #130163)
Zibi Sarbinowski via llvm-commits
- [llvm] ddffb74 - [LV] Strip unreachable SCEV-check blocks (#130079)
via llvm-commits
- [llvm] c9e250a - [LoopUtils] Rename a var in addDiffRuntimeChecks (NFC) (#130128)
via llvm-commits
- [llvm] Updating variable names (PR #130136)
Ulrich Weigand via llvm-commits
- [llvm] [MachinePipeliner] Use Register. NFC (PR #130165)
Craig Topper via llvm-commits
- [llvm] [Support] Vendor rpmalloc in-tree and use it for the Windows 64-bit release (PR #91862)
Alexandre Ganea via llvm-commits
- [llvm] [llvm] Match llvm.type.checked.load.relative semantics to llvm.load.r… (PR #129583)
via llvm-commits
- [llvm] Runtimes: specify whether to leverage a target triple for default builds (PR #130170)
Eric Miotto via llvm-commits
- [llvm] 72376e1 - [VPlan] Remove unused VPWidenIntrinsicRecipe constructor (NFC)
Florian Hahn via llvm-commits
- [llvm] 1073a23 - Updating variable names (#130136)
via llvm-commits
- [libcxx] [llvm] [libc++][C++03] Use `__cxx03/` headers in C++03 mode (PR #109002)
Sean Perry via llvm-commits
- [llvm] 50219c8 - [PowerPC] [NFC] Refine PowerPC GISel files according to clang-tidy checks (#129780)
via llvm-commits
- [llvm] 5b9e1a5 - [X86][AsmParser] Improve rel8 validation (#126073)
via llvm-commits
- [llvm] [LoopPeel] Fix branch weights (PR #128785)
Joel E. Denny via llvm-commits
- [llvm] [LoopPeel] Fix branch weights' effect on block frequencies (PR #128785)
Joel E. Denny via llvm-commits
- [llvm] 5f6b058 - [DirectX] Match DXC when storing `RWBuffer<float>` (#129911)
via llvm-commits
- [lld] [LLD][COFF] Implement ECExportThunkChunk::classof (PR #130106)
Martin Storsjö via llvm-commits
- [llvm] 3492245 - [RISCV] QCI Interrupt Support (#129957)
via llvm-commits
- [llvm] [X86][ISel][FMA] Get a handle on operand nodes when negating FMA (PR #130176)
Vineet Kumar via llvm-commits
- [llvm] [ORC] skip reoptimization tests on ARM (PR #130178)
via llvm-commits
- [llvm] [DWARFLinker] Adjust DW_AT_LLVM_stmt_sequence for rewritten line tables (PR #128953)
via llvm-commits
- [llvm] 462eb7e - [ValueTracking] Skip incoming values that are the same as the phi in `isGuaranteedNotToBeUndefOrPoison` (#130111)
via llvm-commits
- [libc] [llvm] [libc][bazel] Add BUILD targets for complex functions and tests. (PR #129618)
via llvm-commits
- [clang] [compiler-rt] [lld] [llvm] [InstrProf] Remove -forder-file-instrumentation (PR #130192)
Ellis Hoag via llvm-commits
- [llvm] check t16 in dpp inst creator (PR #128918)
Brox Chen via llvm-commits
- [llvm] [HEXAGON] Fix hvx-isel for extract_subvector op (PR #129672)
Ikhlas Ajbar via llvm-commits
- [llvm] [VP][RISCV] Add a vp.load.ff intrinsic for fault only first load. (PR #128593)
Min-Yih Hsu via llvm-commits
- [llvm] [AMDGPU] Remove the AnnotateKernelFeatures pass (PR #130198)
Jun Wang via llvm-commits
- [llvm] modf libcall (PR #130201)
Derek Schuff via llvm-commits
- [llvm] 29d3fc3 - [HEXAGON] Fix hvx-isel for extract_subvector op (#129672)
via llvm-commits
- [lld] [lld][ELF] Add --why-live flag (inspired by Mach-O) (PR #127112)
Daniel Thornburgh via llvm-commits
- [llvm] bf12954 - [AMDGPU] Whitelist all intrinsics (#130150)
via llvm-commits
- [llvm] [RISCV] Simplify how we find combinable cm.pop+ret. (PR #130204)
Craig Topper via llvm-commits
- [llvm] 6916438 - [WebAssembly] Add Libcall signatures for modf and variants (#130201)
via llvm-commits
- [llvm] 410a5b1 - Local: Handle noalias.addrspace in copyMetadataForLoad (#130123)
via llvm-commits
- [llvm] [libc][bazel] Main f16 test targets, new f16 funcs (PR #130208)
Michael Jones via llvm-commits
- [llvm] f0c2c71 - PeepholeOpt: Remove dead checks for subregister def mismatch (#130084)
via llvm-commits
- [llvm] PeepholeOpt: Remove subreg def check for insert_subreg (PR #130085)
Matt Arsenault via llvm-commits
- [llvm] [InlineCost] Cache collectEphemeralValues() to save compile time (PR #130210)
via llvm-commits
- [llvm] [NVPTX] Make GlobalUniqueCallSite a member of NVPTXISelLowering (PR #130212)
Alex MacLean via llvm-commits
- [llvm] [TableGen] Simplify emitULEB128 in DecoderEmitter.cpp. NFC (PR #130214)
Craig Topper via llvm-commits
- [llvm] [TargetRegisterInfo][ARM] Use MCRegister in isInlineAsmReadOnlyReg interface. NFC (PR #130149)
Matt Arsenault via llvm-commits
- [llvm] 4a0212b - [CodeGen] Combine two loops in SlotIndexes.cpp file (#127631)
via llvm-commits
- [llvm] 0a63eb8 - [TargetRegisterInfo][ARM] Use MCRegister in isInlineAsmReadOnlyReg interface. NFC (#130149)
via llvm-commits
- [llvm] 49bb51e - [RISCV][LibCall] Add libcall for i64 -> bf16 (#130024)
via llvm-commits
- [llvm] [JITListener] Fix build after Module::getTargetTriple() change (PR #130152)
via llvm-commits
- [clang] [llvm] [RISCV] Update to Xqciint v0.4 (PR #130219)
Sam Elliott via llvm-commits
- [llvm] e5c5e62 - [gn] Make sync script sync .mm files too
Nico Weber via llvm-commits
- [llvm] 2e53856 - [gn build] Port 6c4febee2992
LLVM GN Syncbot via llvm-commits
- [llvm] 7425af4 - AMDGPU: Add pseudoinstruction for agpr or vgpr constants (#130042)
via llvm-commits
- [clang] [llvm] [HLSL][NFC] Update resource metadata tests to not use obsolete metadata annotations (PR #130222)
Helena Kotas via llvm-commits
- [llvm] f5eeeec - [MachinePipeliner] Use Register. NFC (#130165)
via llvm-commits
- [llvm] 2bd9f26 - [RISCV] Fix typo. +Zve64x -> zve64x.
Jim Lin via llvm-commits
- [llvm] 93b3cba - [RISCV] Remove the TODO for lowering f32 libcall on RV64 with lp64 abi. (NFC)
Jim Lin via llvm-commits
- [llvm] 8839ba4 - [Instrumentation] Avoid repeated hash lookups (NFC) (#129988)
via llvm-commits
- [llvm] [X86] Fix duplicated compute in recursive search. (PR #130226)
via llvm-commits
- [compiler-rt] 2c8b2dc - [ORC-RT] Rename 'orc_rt_*CWrapper*' types and functions to 'orc_rt_*Wrapper*'.
Lang Hames via llvm-commits
- [llvm] yaml2obj: Implement Coverage mapping format (PR #129472)
NAKAMURA Takumi via llvm-commits
- [llvm] f3dc358 - [MC] output inlined-at debug info (#106230)
via llvm-commits
- [llvm] e15545c - [Flang][OpenMP] Allow copyprivate and nowait on the directive clauses (#127769)
via llvm-commits
- [llvm] [InstCombine] Enable select freeze poison folding when storing value (PR #129776)
John McIver via llvm-commits
- [flang] [llvm] [Flang] [OpenMP] Add semantic checks for detach clause in task (PR #119172)
Thirumalai Shaktivel via llvm-commits
- [llvm] [DirectX] Use "texture" not "SRV" when pretty printing resources (PR #130230)
Justin Bogner via llvm-commits
- [llvm] [DirectX] Match DXC's resource order in DX container (PR #130233)
Justin Bogner via llvm-commits
- [llvm] [AMDGPU] Implement vop3p complex pattern optmization for gisel (PR #130234)
via llvm-commits
- [llvm] SplitKit: Fix rematerialization undoing subclass based split (PR #122110)
Mikael Holmén via llvm-commits
- [llvm] [AMDGPU] Avoid repeated hash lookups (NFC) (PR #130235)
Kazu Hirata via llvm-commits
- [llvm] [Analysis] Avoid repeated hash lookups (NFC) (PR #130236)
Kazu Hirata via llvm-commits
- [llvm] [CodeGen] Avoid repeated hash lookups (NFC) (PR #130237)
Kazu Hirata via llvm-commits
- [llvm] [Transforms] Avoid repeated hash lookups (NFC) (PR #130238)
Kazu Hirata via llvm-commits
- [llvm] [ExecutionEngine] Avoid repeated hash lookups (NFC) (PR #130239)
Kazu Hirata via llvm-commits
- [llvm] [SPIRV] Avoid repeated hash lookups (NFC) (PR #130241)
Kazu Hirata via llvm-commits
- [llvm] draft: Enable libc++ hardening mode for LLVM_ENABLE_ASSERTIONS (PR #130243)
Brian Cain via llvm-commits
- [llvm] [RISCV] Fix incorrect mask of shuffle vector in the test. (NFC) (PR #130244)
Jim Lin via llvm-commits
- [llvm] c8fd7a8 - [ctxprof] Profile section for flat profiles (#129932)
via llvm-commits
- [llvm] 21b2611 - AMDGPU Add baseline tests for shufflevector of physreg copy combine
Matt Arsenault via llvm-commits
- [llvm] [VectorCombine] Handle shuffle of selects (PR #128032)
via llvm-commits
- [llvm] bedb907 - [RISCV] Simplify how we find combinable cm.pop+ret. (#130204)
via llvm-commits
- [llvm] 733ad3f - [LTO] Override TargetABI from module flags if present when creating TargetMachine (#126497)
via llvm-commits
- [llvm] [NFC][AArch64] test for sdiv with fixed-width vectors, pow2-divisor and SVE enabled (PR #130252)
Sushant Gokhale via llvm-commits
- [llvm] 5997cdb - AMDGPU: Switch an undef in a test for poison
Matt Arsenault via llvm-commits
- [llvm] e4cbbd3 - AMDGPU: Switch a test to generated checks
Matt Arsenault via llvm-commits
- [clang] [flang] [lldb] [llvm] [mlir] [mlir][tosa][tosa-to-linalg] tosa.cast: fix answer mismatch to cast f64/f32 max value to i64/i32 (PR #130116)
Alaa Ali via llvm-commits
- [llvm] DAG: Use phi in alloca constant case to create virtual registers (PR #130254)
Matt Arsenault via llvm-commits
- [llvm] f611c22 - [ImplicitNullChecks] Use Register. NFC
Craig Topper via llvm-commits
- [llvm] 1873f55 - [MIRVRegNamerUtils] Use Register. NFC
Craig Topper via llvm-commits
- [llvm] OrcV2: also set COFF flag overrides when custom linking layer is used (PR #129533)
Wenzel Jakob via llvm-commits
- [llvm] [ORC-RT] Initial check-in for a new, top-level ORC runtime project. (PR #113499)
Lang Hames via llvm-commits
- [clang] [llvm] [clang][DebugInfo] Add symbol for debugger with VTable information. (PR #130255)
Carlos Alberto Enciso via llvm-commits
- [llvm] [X86] combineConcatVectorOps - concat(shuffle(x,y,m1),shuffle(x,y,m2)) -> shuffle(concat(x,x),concat(y,y),m3) on VBMI targets (PR #130134)
Phoebe Wang via llvm-commits
- [llvm] [X86] combineConcatVectorOps - concat(shuffle(x,y,m1),shuffle(x,y,m2)) -> shuffle(concat(x,x),concat(y,y),m3) on VBMI targets (PR #130134)
Simon Pilgrim via llvm-commits
- [llvm] [X86] combineConcatVectorOps - concat(shuffle(x,y,m1),shuffle(x,y,m2)) -> shuffle(concat(x,x),concat(y,y),m3) on VBMI targets (PR #130134)
Phoebe Wang via llvm-commits
- [llvm] [X86] combineConcatVectorOps - concat(shuffle(x,y,m1),shuffle(x,y,m2)) -> shuffle(concat(x,x),concat(y,y),m3) on VBMI targets (PR #130134)
Simon Pilgrim via llvm-commits
- [llvm] AMDGPU][True16][CodeGen] fold clamp update for true16 (PR #128919)
Matt Arsenault via llvm-commits
- [llvm] InstCombine: Fix a crash in `PointerReplacer` when constructing a new PHI (PR #130256)
Changpeng Fang via llvm-commits
- [llvm] f83eeac - [X86] Fix a warning
Kazu Hirata via llvm-commits
- [llvm] WIP:[LV] Support strided memory accesses with a stride of -1 (PR #128718)
via llvm-commits
- [llvm] 170c0da - [AMDGPU] Fix edge case of buffer OOB handling (#115479)
via llvm-commits
- [llvm] fc1450c - [CriticalAntiDepBreaker] Attempt to fix MSVC build error. NFC
Craig Topper via llvm-commits
- [llvm] 6cb2f6d - [AMDGPU] Avoid repeated hash lookups (NFC) (#130235)
via llvm-commits
- [llvm] 749d68b - [CriticalAntiDepBreaker] Fix another MSVC build error. NFC
Craig Topper via llvm-commits
- [llvm] 5048a08 - [RISCV] Generate MIPS load/store pair instructions (#124717)
via llvm-commits
- [llvm] 951353d - [gn build] Port 5048a0858beb
LLVM GN Syncbot via llvm-commits
- [llvm] bd5f29c - [llvm-strip] Let llvm-strip continue on encountering an error (#129531)
via llvm-commits
- [llvm] d7f409d - [JITListener] Fix build after Module::getTargetTriple() change (#130152)
via llvm-commits
- [llvm] [GVN] Add MemorySSA checks in tests 1/N (PR #130261)
Madhur Amilkanthwar via llvm-commits
- [llvm] aa1d2cc - Revert "[MC] output inlined-at debug info (#106230)"
Nikita Popov via llvm-commits
- [llvm] b32cf76 - [Scalar] Avoid repeated hash lookups (NFC) (#129989)
via llvm-commits
- [llvm] 17aac7c - [Analysis] Avoid repeated hash lookups (NFC) (#130236)
via llvm-commits
- [llvm] 616f277 - [CodeGen] Avoid repeated hash lookups (NFC) (#130237)
via llvm-commits
- [llvm] bcec6c5 - [Transforms] Avoid repeated hash lookups (NFC) (#130238)
via llvm-commits
- [llvm] 8bf13af - [ExecutionEngine] Avoid repeated hash lookups (NFC) (#130239)
via llvm-commits
- [llvm] 8a855d6 - [SPIRV] Avoid repeated hash lookups (NFC) (#130241)
via llvm-commits
- [llvm] Bump version of the `cryptography` package (PR #129552)
Alexey Sachkov via llvm-commits
- [clang] [llvm] Revert "[AArch64][SVE] Improve fixed-length addressing modes." (PR #130263)
Ricardo Jesus via llvm-commits
- [llvm] [AMDGPU] (x or y) xor -1 -> x nor y (PR #130264)
Ana Mihajlovic via llvm-commits
- [llvm] 52bc812 - [X86] combineConcatVectorOps - concat(shuffle(x,y,m1),shuffle(x,y,m2)) -> shuffle(concat(x,x),concat(y,y),m3) on VBMI targets (#130134)
via llvm-commits
- [lld] [RISCV][lld] Gurading lld relaxation for RISCV (PR #130265)
Sharjeel Khan via llvm-commits
- [llvm] 21610e3 - Revert "[AArch64][SVE] Improve fixed-length addressing modes." (#130263)
via llvm-commits
- [llvm] AMDGPU: Replace undef phi inputs with poison in tests (PR #130267)
Matt Arsenault via llvm-commits
- [llvm] e9de91e - [AMDGPU] Add safe-smem-prefetch SubtargetFeature off by default (#130050)
via llvm-commits
- [llvm] bd3bde8 - [X86] mfence.ll - add COMMON prefix + replace X32 with X86 prefix
Simon Pilgrim via llvm-commits
- [llvm] [Offload][AMDGPU] LLVM_ENABLE_RUNTIMES=flang-rt for amdgpu-offload-* (PR #129692)
Jan Patrick Lehr via llvm-commits
- [llvm] 5239f67 - [CostModel][Test] Replace multiple flags with `-intrinsic-cost-strategy` (#128885)
via llvm-commits
- [llvm] [CostModel][Test] Replace multiple flags with `-intrinsic-cost-strategy` (PR #128885)
Benjamin Maxwell via llvm-commits
- [llvm] dc69eae - [llvm-ar] Fix darwin-related tests' XFAIL annotation (#130144)
via llvm-commits
- [llvm] af755af - AMDGPU: Handle demanded subvectors for readfirstlane (#128648)
via llvm-commits
- [llvm] [EquivClasses] Introduce members iterator-helper (PR #130139)
Ramkumar Ramachandra via llvm-commits
- [llvm] f7daa9d - [mlir][OpenMP] fix crash outlining infinite loop (#129872)
via llvm-commits
- [llvm] [llvm][CodeGen] Fix the empty interval issue in Window Scheduler(#128714) (PR #129204)
Hua Tian via llvm-commits
- [clang] [llvm] [RISCV] Add Qualcomm uC Xqcisim (Simulation Hint) extension (PR #128833)
Sudharsan Veeravalli via llvm-commits
- [llvm] [InstCombine] Use known bits to simplify mask in foldSelectICmpAnd (PR #128741)
Julian Nagele via llvm-commits
- [llvm] 08a89bb - [AArch64] Codegen for 16/32/64-bit floating-point atomicrmw ops (#125686)
via llvm-commits
- [llvm] [AArch64] Codegen for 16/32/64-bit floating-point atomicrmw ops (PR #125686)
Jonathan Thackray via llvm-commits
- [compiler-rt] [scudo] Add `__scudo_get_info` symbol to export stats to a buffer. (PR #130273)
via llvm-commits
- [llvm] Revert "[Offload][AMDGPU] LLVM_ENABLE_RUNTIMES=flang-rt for amdgpu-offload-*" (PR #130274)
Michael Kruse via llvm-commits
- [llvm] f8cf007 - [X86] matrix-multiply.ll - add common AVX1+2 check prefix
Simon Pilgrim via llvm-commits
- [llvm] [X86] combineConcatVectorOps - recursively call combineConcatVectorOps instead of predicting when ops will freely concat (PR #130275)
Simon Pilgrim via llvm-commits
- [llvm] [SLP]Reduce number of alternate instruction, where possible (PR #128907)
Alexey Bataev via llvm-commits
- [llvm] Revert "AMDGPU: Handle demanded subvectors for readfirstlane" (PR #130276)
Jan Patrick Lehr via llvm-commits
- [llvm] 4136395 - AMDGPU: Regenerate test checks in instcombine test
Matt Arsenault via llvm-commits
- [llvm] [VectorCombine] Fix invalid shuffle cost argument of foldShuffleOfSelects (PR #130281)
via llvm-commits
- [llvm] [mlir] Fix bazel build after 95767a9903208e545badd920a1a16e5476ae09f9. (PR #130283)
Benjamin Chetioui via llvm-commits
- [clang] [llvm] [Clang][C++23] Core language changes from P1467R9 extended floating-point types and standard names. (PR #78503)
Ilya Biryukov via llvm-commits
- [llvm] [WIP][AMDGPU] frame index elimination hit assertion for scavenged nonreg (PR #130287)
Pankaj Dwivedi via llvm-commits
- [lld] [LLD][COFF] Update nodefaultlibs after updating search paths (PR #128813)
Martin Storsjö via llvm-commits
- [lld] [LLD][COFF] Add /noexp for link.exe compatibility (PR #128814)
Martin Storsjö via llvm-commits
- [flang] [llvm] [flang] Don't redefine pid_t on MinGW-w64. (PR #130288)
مهدي شينون via llvm-commits
- [llvm] d19218e - [SelectionDAG] Preserve fast math flags when legalizing/promoting (#130124)
via llvm-commits
- [llvm] [InstCombine] Simplify nonnull pointers (PR #128111)
via llvm-commits
- [llvm] Calculate KnownBits from Metadata correctly for vector loads (PR #128908)
via llvm-commits
- [llvm] [LV] Add target-independent test for type-mismatch (PR #130295)
Ramkumar Ramachandra via llvm-commits
- [llvm] [NFC][ARM] Split SIMD identifier away from MVE (PR #130296)
Jack Styles via llvm-commits
- [llvm] [RemoveDIs] Remove "try-debuginfo-iterators..." test flags (PR #130298)
Jeremy Morse via llvm-commits
- [llvm] db5e401 - [CostModel] Add type-based cost model for get.active.lane.mask intrinsic (#130132)
via llvm-commits
- [llvm] [AMDGPU][MC] Don't crash on decoding invalid SOP1 ssrc0 operands. (PR #130302)
Ivan Kosarev via llvm-commits
- [llvm] [PowerPC] Support conversion between f16 and f128 (PR #130158)
via llvm-commits
- [llvm] Optionally print `!prof` metadata inline (PR #130303)
Mircea Trofin via llvm-commits
- [llvm] [X86] combineINSERT_SUBVECTOR - attempt to recursively shuffle combine if both base/sub-vectors are already shuffles (PR #130304)
Simon Pilgrim via llvm-commits
- [clang] [flang] [llvm] [mlir] [Transforms] Introduce BuildBuiltins.h atomic helpers (PR #101966)
Michael Kruse via llvm-commits
- [llvm] 0ee8f69 - [VectorCombine] Fix invalid shuffle cost argument of foldShuffleOfSelects (#130281)
via llvm-commits
- [llvm] Reland: [MC] output inlined-at debug info (#106230) (PR #130306)
Yaxun Liu via llvm-commits
- [llvm] [LoopInterchange] Add metadata to control loop-interchange (PR #127474)
Ryotaro Kasuga via llvm-commits
- [clang] [llvm] [Clang][LLVM] Implement multi-multi vectors MOP4{A/S} (PR #129230)
Virginia Cangelosi via llvm-commits
- [llvm] 99c6342 - [win] Fix EH Cont Guard targets when SEH personality is used (#129612)
via llvm-commits
- [llvm] [SelectionDAG] Clean up some redundant setting of node flags (NFC) (PR #130307)
John Brawn via llvm-commits
- [llvm] 259624b - [EquivClasses] Introduce members iterator-helper (#130139)
via llvm-commits
- [llvm] [MachinePipeliner] Fix use-after-free coping values of the same DenseMap (PR #130311)
Vitaly Buka via llvm-commits
- [lld] c53e527 - [LLD][COFF] Implement ECExportThunkChunk::classof (NFC) (#130106)
via llvm-commits
- [llvm] Revert "[EquivClasses] Introduce members iterator-helper (#130139)" (PR #130313)
Ramkumar Ramachandra via llvm-commits
- [llvm] 86dfd90 - Revert "[EquivClasses] Introduce members iterator-helper" (#130313)
via llvm-commits
- [llvm] afbbca5 - [z/OS] Add call to shmctl() to release shared memory on z/OS (#130163)
via llvm-commits
- [llvm] 445c43d - [InstCombine] Add test for missing (or (zext x), (shl (ashr x, bw-1))) -> (sext x) case
Simon Pilgrim via llvm-commits
- [llvm] fb08913 - [SelectionDAG] Clean up some redundant setting of node flags (NFC) (#130307)
via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw-1))), bw) -> (sext x) fold (PR #130316)
Simon Pilgrim via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw-1))), bw) -> (sext x) fold (PR #130316)
via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw-1))), bw) -> (sext x) fold (PR #130316)
Yingwei Zheng via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw-1))), bw) -> (sext x) fold (PR #130316)
Yingwei Zheng via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw-1))), bw) -> (sext x) fold (PR #130316)
Yingwei Zheng via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw-1))), bw) -> (sext x) fold (PR #130316)
Simon Pilgrim via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, xbw-1))), bw) -> (sext x) fold (PR #130316)
Simon Pilgrim via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, xbw-1))), bw/2) -> (sext x) fold (PR #130316)
Simon Pilgrim via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw/2-1))), bw/2) -> (sext x) fold (PR #130316)
Simon Pilgrim via llvm-commits
- [llvm] [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw/2-1))), bw/2) -> (sext x) fold (PR #130316)
Simon Pilgrim via llvm-commits
- [llvm] ce9e1d3 - Modify the localCache API to require an explicit commit on CachedFile… (#115331)
via llvm-commits
- [llvm] [CI] Rework github workflow processing (PR #130317)
Nathan Gauër via llvm-commits
- [llvm] [LV]Split store-load forward distance analysis from other checks, NFC (PR #121156)
Alexey Bataev via llvm-commits
- [llvm] [X86][NFC] Updated POW/EXP*/LOG* functions testcases (PR #129677)
Evgenii Kudriashov via llvm-commits
- [llvm] a2b3daf - [X86][NFC] Updated POW/EXP*/LOG* functions testcases (#129677)
via llvm-commits
- [llvm] Reland [EquivClasses] Introduce members iterator-helper (PR #130319)
Ramkumar Ramachandra via llvm-commits
- [llvm] [GISel][AMDGPU] Expand ShuffleVector (PR #124527)
Alan Li via llvm-commits
- [llvm] c59713c - [gn build] Port ce9e1d3c15ed
LLVM GN Syncbot via llvm-commits
- [llvm] df79000 - [clangd] fix warning by adding missing parens
Augie Fackler via llvm-commits
- [llvm] [VPlan] Use VPInstruction for VPScalarPHIRecipe. (NFCI) (PR #129767)
via llvm-commits
- [llvm] [X86][GlobalISel] Enable POW/EXP*/LOG* functions with libcall mapping (PR #130328)
via llvm-commits
- [llvm] [gold] Fix compilation (PR #130334)
Vitaly Buka via llvm-commits
- [lld] 868c409 - Reapply "[LLD][COFF] Support CF guards on ARM64X (#128440)"
Jacek Caban via llvm-commits
- [llvm] b0baa1d - [gold] Fix compilation (#130334)
via llvm-commits
- [llvm] 11b1f15 - Optionally print `!prof` metadata inline (#130303)
via llvm-commits
- [llvm] 21d973d - Reland [EquivClasses] Introduce members iterator-helper (#130319)
via llvm-commits
- [llvm] Revert "[VPlan] Fold NOT into predicate of wide compares." (PR #130347)
Florian Hahn via llvm-commits
- [llvm] 8dd160f - Revert "[VPlan] Fold NOT into predicate of wide compares." (#130347)
via llvm-commits
- [libc] [llvm] [libc][bazel] Minor cleanup to remove unused dependencies. (PR #130348)
Alexey Samsonov via llvm-commits
- [llvm] [EquivClasses] Strip testing member_end (PR #130350)
Ramkumar Ramachandra via llvm-commits
- [llvm] [NFC][IR] Use auto instead of explicit type (PR #130351)
Vitaly Buka via llvm-commits
- [llvm] [NFC][IR] Remove redundant .empty() check (PR #130352)
Vitaly Buka via llvm-commits
- [llvm] [NFC][ThinLTO] Remove redundant .empty() check (PR #130353)
Vitaly Buka via llvm-commits
- [llvm] [libc][bazel] Introduce libc_test_library macros. (PR #130355)
Alexey Samsonov via llvm-commits
- [llvm] [HLSL] Analyze update counter usage (PR #130356)
Ashley Coleman via llvm-commits
- [llvm] Revert "DAG: Preserve range metadata when load is narrowed" (PR #128948)
via llvm-commits
- [llvm] Two fixes for DISubrangeType (PR #130345)
David Blaikie via llvm-commits
- [llvm] 993cbea - Two fixes for DISubrangeType (#130345)
via llvm-commits
- [llvm] [NFC][IR] Use emplace instead of insert (PR #130360)
Vitaly Buka via llvm-commits
- [llvm] [NFC][IR] Wrap std::set into CfiFunctionIndex (PR #130361)
Vitaly Buka via llvm-commits
- [llvm] 356bbb0 - [NFC][IR] Use auto instead of explicit type (#130351)
via llvm-commits
- [llvm] e4a6e2e - [NFC][IR] Remove redundant .empty() check (#130352)
via llvm-commits
- [llvm] [SLP]Fix/improve getSpillCost analysis (PR #129258)
Luke Lau via llvm-commits
- [llvm] d8e8892 - [NFC][ThinLTO] Avoid temporary std::string (#130353)
via llvm-commits
- [llvm] e3076c6 - [NFC][IR] Use emplace instead of insert (#130360)
via llvm-commits
- [llvm] Add a pass to convert jump tables to switches. (PR #77709)
Nico Weber via llvm-commits
- [llvm] [libc][bazel] Convert "errno" to libc_support_library. (PR #130368)
Alexey Samsonov via llvm-commits
- [llvm] 0db702a - [NFC][IR] Wrap std::set into CfiFunctionIndex (#130361)
via llvm-commits
- [llvm] [NFC][LTO] Move GUID calculation into CfiFunctionIndex (PR #130370)
Vitaly Buka via llvm-commits
- [llvm] ecec7d1 - DAG: Use phi in alloca constant case to create virtual registers (#130254)
via llvm-commits
- [llvm] 8ce612f - AMDGPU: Replace undef phi inputs with poison in tests (#130267)
via llvm-commits
- [llvm] ab87206 - [X86][GlobalISel] Enable POW/EXP*/LOG* functions with libcall mapping (#130328)
via llvm-commits
- [llvm] [WebAssembly] Remove wasm-specific findWasmUnwindDestinations (PR #130374)
Heejin Ahn via llvm-commits
- [clang] [llvm] Use global TimerGroups for both new pass manager and old pass manager timers (PR #130375)
Alan Zhao via llvm-commits
- [llvm] 15869a8 - [AMDGPU][MC] Don't crash on decoding invalid SOP1 ssrc0 operands. (#130302)
via llvm-commits
- [llvm] [WindowsDriver] Always consider `WinSdkVersion` (PR #130377)
Fabrice de Gans via llvm-commits
- [llvm] [APFloat] Fix `IEEEFloat::addOrSubtractSignificand` and `IEEEFloat::normalize` (PR #98721)
Trevor Gross via llvm-commits
- [llvm] [flang-rt] Added FLANG_RT_QUADMATH_INCLUDE_DIR option. (PR #130378)
Slava Zakharin via llvm-commits
- [llvm] [SandboxVec] Add region-from-bbs helper pass (PR #130153)
Jorge Gorbe Moya via llvm-commits
- [llvm] [NFC][YAML][IR] Sort CfiFunction outputting (PR #130379)
Vitaly Buka via llvm-commits
- [llvm] Revert "Reland [EquivClasses] Introduce members iterator-helper" (PR #130380)
Vitaly Buka via llvm-commits
- [llvm] 5bc1667 - Revert "Reland [EquivClasses] Introduce members iterator-helper" (#130380)
via llvm-commits
- [llvm] 7dd5f23 - [NFC][LTO] Move GUID calculation into CfiFunctionIndex (#130370)
via llvm-commits
- [llvm] [IR] Optimize CFI in `writeCombinedGlobalValueSummary` (PR #130382)
Vitaly Buka via llvm-commits
- [flang] [llvm] Reland [flang] In AllocMemOp lowering, convert types for calling malloc on 32-bit (PR #130384)
via llvm-commits
- [llvm] [libclang/python] Update maximum Python version for CI to 3.13 (PR #130385)
Jannick Kremer via llvm-commits
- [llvm] ff033d1 - [TableGen] Use reference instead of pointer for FilterChooser in Filter. NFC
Craig Topper via llvm-commits
- [llvm] [CodeGen] Avoid repeated hash lookups (NFC) (PR #130388)
Kazu Hirata via llvm-commits
- [llvm] [IPO] Avoid repeated hash lookups (NFC) (PR #130389)
Kazu Hirata via llvm-commits
- [llvm] [PowerPC] Avoid repeated hash lookups (NFC) (PR #130390)
Kazu Hirata via llvm-commits
- [llvm] [SPIRV] Avoid repeated hash lookups (NFC) (PR #130391)
Kazu Hirata via llvm-commits
- [llvm] [SystemZ] Avoid repeated hash lookups (NFC) (PR #130392)
Kazu Hirata via llvm-commits
- [llvm] [X86] Avoid repeated hash lookups (NFC) (PR #130393)
Kazu Hirata via llvm-commits
- [clang] [llvm] [Support] Remove output file checks from `LockFileManager` (PR #130395)
Jan Svoboda via llvm-commits
- [llvm] [AMDGPU] Change SGPR layout to striped caller/callee saved (PR #127353)
Shilei Tian via llvm-commits
- [llvm] f578982 - [TableGen] Remove unnecessary const_cast. NFC
Craig Topper via llvm-commits
- [llvm] 8370ac8 - [TableGen] Remove push_back from loop. NFC
Craig Topper via llvm-commits
- [llvm] [BOLT][Linux] Refactor to support different architectures and Linux versions (PR #130398)
via llvm-commits
- [llvm] d65719f - [TableGen] Use isUInt to simplify some asserts. NFC
Craig Topper via llvm-commits
- [llvm] f2607df - [TableGen] Use uint8_t for bit_value_t enum. NFC
Craig Topper via llvm-commits
- [llvm] 474238b - [CodeGen] Avoid repeated hash lookups (NFC) (#130388)
via llvm-commits
- [llvm] [TableGen] Reduce the number of vectors passed to getIslands. NFC (PR #130402)
Craig Topper via llvm-commits
- [llvm] 9f83914 - [IPO] Avoid repeated hash lookups (NFC) (#130389)
via llvm-commits
- [llvm] eef0dda - [PowerPC] Avoid repeated hash lookups (NFC) (#130390)
via llvm-commits
- [llvm] 3e0c503 - [SPIRV] Avoid repeated hash lookups (NFC) (#130391)
via llvm-commits
- [llvm] 49cf69a - [SystemZ] Avoid repeated hash lookups (NFC) (#130392)
via llvm-commits
- [llvm] 0cffcd3 - [X86] Avoid repeated hash lookups (NFC) (#130393)
via llvm-commits
- [llvm] f3390fc - [EquivClasses] Fix signature of copy-assignment operator (#130140)
via llvm-commits
- [llvm] [VPlan] Refactor VPlan creation, add transform introducing region (NFC). (PR #128419)
via llvm-commits
- [llvm] 73e14de - [X86] combineConcatVectorOps - recursively call combineConcatVectorOps instead of predicting when ops will freely concat (#130275)
via llvm-commits
- [llvm] [Flang-RT] Environment introspection for quadmath.h (PR #130411)
Michael Kruse via llvm-commits
- [llvm] LAA: generalize strides over unequal type sizes (PR #108088)
Ramkumar Ramachandra via llvm-commits
- [llvm] e86c5a7 - [gn build] Port 6d9dfd75e4df
LLVM GN Syncbot via llvm-commits
- [llvm] a779af3 - [AMDGPU] Change SGPR layout to striped caller/callee saved (#127353)
via llvm-commits
- [compiler-rt] [compiler-rt][rtsan] adding Linux's clone call interception. (PR #130423)
David CARLIER via llvm-commits
- [llvm] [X86] combineConcatVectorOps - convert (V)SHUFPS concatenation to use combineConcatVectorOps recursion (PR #130426)
Simon Pilgrim via llvm-commits
- [llvm] b15e7f3 - [X86] combineINSERT_SUBVECTOR - attempt to recursively shuffle combine if both base/sub-vectors are already shuffles (#130304)
via llvm-commits
- [llvm] a22a646 - [gn build] Port a1b14dbc4740
LLVM GN Syncbot via llvm-commits
- [llvm] ed93e6b - [RISCV] Added test for dag spill fix
Mikhail R. Gadelha via llvm-commits
- [llvm] bac490b - [TableGen] Use Register in FastISel output. NFC
Craig Topper via llvm-commits
- [llvm] 6f77f53 - [X86] combineConcatVectorOps - convert (V)SHUFPS concatenation to use combineConcatVectorOps recursion (#130426)
via llvm-commits
- [llvm] [SelectionDAG][RISCV] Avoid store merging across function calls (PR #130430)
Mikhail R. Gadelha via llvm-commits
- [llvm] 2fb1f03 - [SandboxVec] Add region-from-bbs helper pass (#130153)
via llvm-commits
- [llvm] 3ac2423 - [llvm-profdata] Fix typo in llvm-profdata (#114675)
via llvm-commits
- [llvm] [llvm-profdata] Fix typo in llvm-profdata (PR #114675)
Benjamin Maxwell via llvm-commits
- [llvm] [llvm][NFC]Fix a few typos (PR #110844)
Benjamin Maxwell via llvm-commits
- [llvm] 90b1e5b - [llvm][NFC]Fix a few typos (#110844)
via llvm-commits
- [llvm] [SLP] Improve block traversal in getSpillCost() (PR #128620)
Mikhail R. Gadelha via llvm-commits
- [llvm] c182e9d - [gn build] Port 2fb1f0322403
LLVM GN Syncbot via llvm-commits
- [llvm] 379405a - [X86] Fix typo in X86ISD::SHUFP concatenation
Simon Pilgrim via llvm-commits
- [llvm] [AMDGPU] Move kernarg preload logic to separate pass (PR #130434)
Austin Kerbow via llvm-commits
- [llvm] [LV] Fix tryToWiden logic for binop simplification (PR #128886)
Florian Hahn via llvm-commits
- [llvm] 4d59552 - [NFC][YAML][IR] Output CfiFunction sorted (#130379)
via llvm-commits
- [llvm] [VPlan] Build initial VPlan 0 using HCFGBuilder for inner loops. (NFC) (PR #124432)
Ramkumar Ramachandra via llvm-commits
- [llvm] [NVPTX] Use ADDR operand for atomic instructions (PR #130438)
Alex MacLean via llvm-commits
- [llvm] [IR] Allow alignstack attribute on return values (PR #130439)
Alex MacLean via llvm-commits
- [llvm] [msan] Add struct support to CreateShadowCast (PR #130440)
Thurston Dang via llvm-commits
- [clang] [llvm] [alpha.webkit.UnretainedLambdaCapturesChecker] Add a WebKit checker for lambda capturing NS or CF types. (PR #128651)
Rashmi Mudduluru via llvm-commits
- [llvm] [MemProf] Extend CallSite information to include potential callees. (PR #130441)
Snehasish Kumar via llvm-commits
- [llvm] [tblgen] Fix behavior of !isa to prevent premature folding (PR #130442)
Krzysztof Drewniak via llvm-commits
- [llvm] [X86][GlobalISel] Support addr matching in SDAG patterns (PR #130445)
Evgenii Kudriashov via llvm-commits
- [llvm] 49e585f - Revert "[gold] Fix compilation (#130334)"
Douglas Yung via llvm-commits
- [llvm] 0d209c6 - Revert "[clangd] fix warning by adding missing parens"
Douglas Yung via llvm-commits
- [llvm] 1d763f3 - Revert "Modify the localCache API to require an explicit commit on CachedFile… (#115331)"
Douglas Yung via llvm-commits
- [llvm] [NFC][YAML] Switch `std::sort` to `llvm::sort` (PR #130448)
Vitaly Buka via llvm-commits
- [llvm] 3a0d0c6 - [NFC][YAML] Switch `std::sort` to `llvm::sort` (#130448)
via llvm-commits
- [llvm] a892a5d - [gn build] Port 1d763f383380
LLVM GN Syncbot via llvm-commits
- [llvm] [NFC][YAML] Replace iterators with simple getter (PR #130449)
Vitaly Buka via llvm-commits
- [llvm] [NFC][IR] De-duplicate CFI related code (PR #130450)
Vitaly Buka via llvm-commits
- [llvm] 1649ca5 - [AArch64] Use Register in AArch64FastISel.cpp. NFC
Craig Topper via llvm-commits
- [llvm] FIXME: or when the offset was "add nuw" (PR #130451)
via llvm-commits
- [llvm] 0715c6c - [NFC][IR] De-duplicate CFI related code (#130450)
via llvm-commits
- [llvm] [GSYM] Use debug line offsets during GSYM creation (PR #129196)
Zhaoxuan Jiang via llvm-commits
- [compiler-rt] [compiler-rt][test] Apply CFLAGS from sanitizer_common to all tests (PR #120798)
Vitaly Buka via llvm-commits
- [llvm] 3a0c33a - [msan] Handle Arm NEON pairwise min/max instructions (#129824)
via llvm-commits
- [llvm] [llc] Report error in lieu of warning for invalid cl option (PR #128846)
via llvm-commits
- [llvm] 58ace30 - [NFC][YAML] Replace iterators with simple getter (#130449)
via llvm-commits
- [llvm] 667bbd2 - [msan] Apply handleVectorReduceIntrinsic to max/min vector instructions (#129819)
via llvm-commits
- [llvm] [msan] Handle NEON vector load (PR #130457)
Thurston Dang via llvm-commits
- [llvm] StructurizeCFG: Use poison instead of undef (PR #130459)
Matt Arsenault via llvm-commits
- [llvm] AMDGPU: Rename variable from undef to poison (PR #130460)
Matt Arsenault via llvm-commits
- [llvm] [ExecutionEngine] Avoid repeated map lookups (NFC) (PR #130461)
Kazu Hirata via llvm-commits
- [llvm] [IPO] Avoid repeated hash lookups (NFC) (PR #130462)
Kazu Hirata via llvm-commits
- [llvm] [Scalar] Avoid repeated hash lookups (NFC) (PR #130463)
Kazu Hirata via llvm-commits
- [llvm] [Utils] Avoid repeated hash lookups (NFC) (PR #130464)
Kazu Hirata via llvm-commits
- [llvm] [llvm-jitlink] Avoid repeated hash lookups (NFC) (PR #130465)
Kazu Hirata via llvm-commits
- [llvm] [llvm-profgen] Avoid repeated hash lookups (NFC) (PR #130466)
Kazu Hirata via llvm-commits
- [llvm] 275d717 - [ARM] Use Register in FastISel. NFC
Craig Topper via llvm-commits
- [llvm] ae1479c - [ARM] Remove unused argument. NFC
Craig Topper via llvm-commits
- [llvm] 0f646fc - [AArch64] Remove unused DenseMap variable. NFC
Craig Topper via llvm-commits
- [llvm] d47bc6f - [ARM] Change FastISel Address from a struct to a class. NFC
Craig Topper via llvm-commits
- [llvm] [ObjCopy] Respect requirements of LC_ENCRYPTION_INFO commands (PR #120995)
Tim Neumann via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
Phoebe Wang via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
Phoebe Wang via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
Phoebe Wang via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
Phoebe Wang via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
Simon Pilgrim via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
Phoebe Wang via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
LLVM Continuous Integration via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
LLVM Continuous Integration via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
LLVM Continuous Integration via llvm-commits
- [llvm] [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (PR #130475)
LLVM Continuous Integration via llvm-commits
- [llvm] 2d1634f - [ExecutionEngine] Avoid repeated map lookups (NFC) (#130461)
via llvm-commits
- [llvm] 7cd3047 - [IPO] Avoid repeated hash lookups (NFC) (#130462)
via llvm-commits
- [llvm] 7c7cebf - [Scalar] Avoid repeated hash lookups (NFC) (#130463)
via llvm-commits
- [llvm] cf3aa06 - [Utils] Avoid repeated hash lookups (NFC) (#130464)
via llvm-commits
- [llvm] 573df34 - [llvm-jitlink] Avoid repeated hash lookups (NFC) (#130465)
via llvm-commits
- [llvm] 99d2b3b - [llvm-profgen] Avoid repeated hash lookups (NFC) (#130466)
via llvm-commits
- [lld] 6fbe491 - [lld][LoongArch] Relax call36/tail36: R_LARCH_CALL36 (#123576)
via llvm-commits
- [lld] [lld][LoongArch] Relax TLS LE/GD/LD (PR #123600)
Zhaoxin Yang via llvm-commits
- [llvm] [ValueTracking] Bail out on x86_fp80 when computing fpclass with knownbits (PR #130477)
Yingwei Zheng via llvm-commits
- [llvm] [BOLT][Linux] Optionally only handle C functions (PR #130478)
via llvm-commits
- [llvm] Add target hook for automatic histogram vectorization (PR #128414)
via llvm-commits
- [llvm] Expanding the Histogram Intrinsic (PR #127399)
via llvm-commits
- [llvm] [BOLT][Linux] Add support for AArch64 (PR #130480)
via llvm-commits
- [llvm] d84dc8f - [InstCombine] Add handling for (or (zext x), (shl (zext (ashr x, bw/2-1))), bw/2) -> (sext x) fold (#130316)
via llvm-commits
- [llvm] 22a45c4 - [X86] combineConcatVectorOps - use all_of to check for matching PSHUFD/PSHUFLW/PSHUFHW shuffle mask.
Simon Pilgrim via llvm-commits
- [llvm] 107aa6a - [X86] Combine bitcast(v1Ty insert_vector_elt(X, Y, 0)) to Y (#130475)
via llvm-commits
- [llvm] 029e102 - [ValueTracking] Bail out on x86_fp80 when computing fpclass with knownbits (#130477)
via llvm-commits
- [llvm] [X86][APX] Try to replace NDD with NF instructions when optimizeCompareInstr (PR #130488)
Phoebe Wang via llvm-commits
- [lld] f3dd9c9 - Revert "[lld][LoongArch] Relax call36/tail36: R_LARCH_CALL36 (#123576)"
Nico Weber via llvm-commits
- [llvm] [NFC][Cloning] Simplify the flow in FindDebugInfoToIdentityMap (PR #129144)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Add a helper to collect debug info from instructions (PR #129145)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Make DifferentModule case more obvious in CollectDebugInfoForCloning (PR #129146)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Replace IdentityMD set with a predicate in ValueMapper (PR #129147)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Replace DIFinder usage in CloneFunctionInto with a MetadataPredicate (PR #129148)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Coro] Use CloneFunctionInto for coroutine cloning instead of CloneFunction<Part> (PR #129149)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Coro] Remove now unused CommonDebugInfo in CoroSplit (PR #129150)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Remove now unused FindDebugInfoToIdentityMap (PR #129151)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Remove now unused CollectDebugInfoForCloning (PR #129152)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Clean up comments in CloneFunctionInto (PR #129153)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Move DebugInfoFinder decl closer to its place of usage (PR #129154)
Artem Pianykh via llvm-commits
- [llvm] [NFC][Cloning] Make ClonedModule case more obvious in CollectDebugInfoForCloning (PR #129143)
Artem Pianykh via llvm-commits
- [llvm] [CostModel] Add -cost-kind=all costmodel output (PR #130490)
David Green via llvm-commits
- [llvm] fd26708 - [VPlan] Refactor VPlan creation, add transform introducing region (NFC). (#128419)
via llvm-commits
- [llvm] 3a72754 - [gn build] Port fd267082ee6d
LLVM GN Syncbot via llvm-commits
- [llvm] 7c4ef49 - [NFC][Cloning] Make ClonedModule case more obvious in CollectDebugInfoForCloning (#129143)
via llvm-commits
- [llvm] [AddressSanitizer] Remove memory effects from functions (PR #130495)
Guy David via llvm-commits
- [llvm] [IR][ADT][InstCombine] Remove `APFloat/Type::isIEEE` (PR #130496)
Yingwei Zheng via llvm-commits
- [libcxx] [llvm] [libc++][CI] Use latest Docker image. (PR #130497)
Mark de Wever via llvm-commits
- [llvm] [VPlan] Introduce child regions as VPlan transform. (PR #129402)
Florian Hahn via llvm-commits
- [llvm] df570da - [NFC][Cloning] Simplify the flow in FindDebugInfoToIdentityMap (#129144)
via llvm-commits
- [compiler-rt] 62a6d63 - [Sanitizers][Darwin] Correct iterating of MachO load commands (#130161)
via llvm-commits
- [llvm] e44e24d - [AArch64] Improve vector funnel shift by constant costs. (#130044)
via llvm-commits
- [llvm] 437d587 - [LV] Add outer loop test with different successor orders in inner latch.
Florian Hahn via llvm-commits
- [llvm] [AArch64][GlobalISel] Improve MULL generation (PR #112405)
David Green via llvm-commits
- [llvm] [AArch64][GlobalISel] Perfect Shuffles (PR #106446)
David Green via llvm-commits
- [llvm] 29129be - [NFC][Cloning] Add a helper to collect debug info from instructions (#129145)
via llvm-commits
- [llvm] bc02802 - Revert "[ARM] Change FastISel Address from a struct to a class. NFC"
Craig Topper via llvm-commits
- [llvm] bd64f31 - Recommit "[ARM] Change FastISel Address from a struct to a class. NFC"
Craig Topper via llvm-commits
- [llvm] [CVP] Infer `nuw`/`nsw` flags for TruncInst (PR #130504)
via llvm-commits
- [llvm] 74ca579 - [X86] Use Register in FastISel. NFC
Craig Topper via llvm-commits
- [llvm] [GlobalISel] Add and use a m_GAddLike pattern matcher. NFC (PR #125435)
David Green via llvm-commits
- [llvm] [ADT] Use `adl_being`/`end` in `hasSingleElement (PR #130506)
Jakub Kuderski via llvm-commits
- [llvm] [VPlan] Add VPSymbolicValueSC for typed VPValues w/o underlying IR value (PR #130507)
Florian Hahn via llvm-commits
- [llvm] [ADT] Use `adl_being`/`end` in `map_range` (PR #130508)
Jakub Kuderski via llvm-commits
- [llvm] [ADT] Use `adl_begin`/`adl_end` in `make_filter_range` (PR #130512)
Jakub Kuderski via llvm-commits
- [llvm] [X86] Use Register in X86InstrBuilder.h. NFC (PR #130514)
Craig Topper via llvm-commits
- [llvm] [SampleFDO] Match functions with the same base function name (PR #126688)
via llvm-commits
- [llvm] 9764659 - [ADT] Use `adl_being`/`end` in `hasSingleElement` (#130506)
via llvm-commits
- [llvm] [llvm-objcopy] Apply encryptable offset to first segment, not section (PR #130517)
Daniel Rodríguez Troitiño via llvm-commits
- [llvm] [ADT] Use `adl_being`/`adl_end` in `make_early_inc_range` (PR #130518)
Jakub Kuderski via llvm-commits
- [llvm] 2e7a509 - [gn build] Port e85e29c2992b
LLVM GN Syncbot via llvm-commits
- [llvm] [AArch64][SVE] Change placeholder from `undef` to `poison` (PR #130519)
Pedro Lobo via llvm-commits
- [llvm] [ADT] Use `adl_being`/`end` in `concat` (PR #130520)
Jakub Kuderski via llvm-commits
- [llvm] 5c3b059 - [alpha.webkit.UnretainedLambdaCapturesChecker] Add a WebKit checker for lambda capturing NS or CF types. (#128651)
via llvm-commits
- [llvm] [ADT] Use adl_begin in make_first_range and make_second_range (PR #130521)
Jakub Kuderski via llvm-commits
- [llvm] [ADT] Use `adl_begin`/`end` in `replace`. (PR #130523)
Jakub Kuderski via llvm-commits
- [llvm] [CSSPGO] Fix redundant reading of profile metadata (PR #129609)
via llvm-commits
- [llvm] [ADT] Use `adl_begin`/`end` in `hasNItems`* (PR #130524)
Jakub Kuderski via llvm-commits
- [llvm] Memchr inline (PR #130525)
via llvm-commits
- [llvm] 69527b0 - [Xtensa] Implement Xtensa MAC16 Option. (#130004)
via llvm-commits
- [llvm] [RISCV] Use vmv.v.x for any rv32 e64 splat with equal halves (PR #130530)
Philip Reames via llvm-commits
- [llvm] [MC][SystemZ] Introduce Target Specific HLASM Streamer for z/OS (PR #130535)
via llvm-commits
- [llvm] Optimize fptrunc(x)>=C1 --> x>=C2 (PR #99475)
via llvm-commits
- [llvm] f62ab33 - [RISCV] Fix incorrect mask of shuffle vector in the test. (NFC) (#130244)
via llvm-commits
- [compiler-rt] [compiler-rt][ubsan] Add support for f16 (PR #129624)
Alexander Shaposhnikov via llvm-commits
- [llvm] [utils] Add optional --directory flag to update_test_body.py (PR #129562)
Fangrui Song via llvm-commits
- [llvm] [llvm-objdump][ELF]Fix crash when reading strings from .dynstr (PR #125679)
Fangrui Song via llvm-commits
- [llvm] 82f2b66 - [llvm-objdump][ELF]Fix crash when reading strings from .dynstr (#125679)
via llvm-commits
- [llvm] 8b9c91e - [APFloat] Fix `IEEEFloat::addOrSubtractSignificand` and `IEEEFloat::normalize` (#98721)
via llvm-commits
- [lld] 64c73d5 - Reland [lld][LoongArch] Relax call36/tail36: R_LARCH_CALL36
via llvm-commits
- [llvm] fa45bf4 - InstCombine: Fix a crash in `PointerReplacer` when constructing a new PHI (#130256)
via llvm-commits
- [llvm] [AArch64] Avoid repeated hash lookups (NFC) (PR #130542)
Kazu Hirata via llvm-commits
- [llvm] [CodeGen] Avoid repeated hash lookups (NFC) (PR #130543)
Kazu Hirata via llvm-commits
- [llvm] [ExecutionEngine] Avoid repeated hash lookups (NFC) (PR #130544)
Kazu Hirata via llvm-commits
- [llvm] [Hexagon] Avoid repeated hash lookups (NFC) (PR #130545)
Kazu Hirata via llvm-commits
- [llvm] [IPO] Avoid repeated hash lookups (NFC) (PR #130546)
Kazu Hirata via llvm-commits
- [llvm] [Scalar] Avoid repeated hash lookups (NFC) (PR #130547)
Kazu Hirata via llvm-commits
- [llvm] 3e94eae - [AMDGPU] Add GFX12 S_ALLOC_VGPR instruction (#130018)
via llvm-commits
- [llvm] [AMDGPU] Add SubtargetFeature for dynamic VGPR mode (PR #130030)
Diana Picus via llvm-commits
- [llvm] Create a CharSetConverter class with both iconv and icu support (PR #74516)
Hubert Tong via llvm-commits
- [llvm] [LV][VPlan] Implement VPlan-based cost for exit condition. (PR #125640)
Elvis Wang via llvm-commits
- [llvm] 58fc4b1 - [RISCV] Remove Predicates from classes in RISCVInstrInfoXTHead.td. NFC
Craig Topper via llvm-commits
- [llvm] c480874 - [AArch64][CostModel] Alter sdiv/srem cost where the divisor is constant (#123552)
via llvm-commits
- [llvm] [CodeGen][NewPM] Port "PrologEpilogInserter" to NPM (PR #130550)
Vikram Hegde via llvm-commits
- [llvm] 5addbf0 - [AArch64] Avoid repeated hash lookups (NFC) (#130542)
via llvm-commits
- [llvm] b2b267e - [CodeGen] Avoid repeated hash lookups (NFC) (#130543)
via llvm-commits
- [llvm] [InstCombine] optimize exp(exp(x)) / exp(x) with fast-math (PR #66177)
Vikash Gupta via llvm-commits
Last message date:
Sun Mar 9 23:59:53 PDT 2025
Archived on: Sun Mar 9 23:59:55 PDT 2025
This archive was generated by
Pipermail 0.09 (Mailman edition).