[llvm] [RISCV] Check feature bits in getBrCond (PR #129859)

[Sudharsan Veeravalli via llvm-commits]

================
@@ -45,7 +45,8 @@ enum CondCode {
 };
 
 CondCode getOppositeBranchCondition(CondCode);
-unsigned getBrCond(CondCode CC, bool Imm = false);
+unsigned getBrCond(CondCode CC, const FeatureBitset &FeatureBits,
----------------
svs-quic wrote:

Thought it would be simpler to just check the feature bits than to pass the Subtarget given that we don't need anything else.

https://github.com/llvm/llvm-project/pull/129859