The Week Of Monday 11 August 2025 Archives by author

• Messages sorted by: [ thread ] [ subject ] [ date ]
• More info on this list...

Starting: Mon Aug 11 00:05:37 PDT 2025
Ending: Sun Aug 17 23:55:58 PDT 2025
Messages: 3970

• [llvm] [SPIRV] Addition of image_store.ll, signed_arithmetic_overflow.ll, spirv_global_varibale_declaration.ll (PR #152289)   Aadesh Premkumar via llvm-commits
• [llvm] [SPIRV] Test files for SPV_INTEL_device_side_avc_motion_estimation,SPV_INTEL_fast_math_mode,SPV_KHR_bfloat16,SPV_KHR_untyped_pointers (PR #153549)   Aadesh Premkumar via llvm-commits
• [llvm] [SPIRV] Test files for SPV_INTEL_device_side_avc_motion_estimation,SPV_INTEL_fast_math_mode,SPV_KHR_bfloat16,SPV_KHR_untyped_pointers (PR #153549)   Aadesh Premkumar via llvm-commits
• [llvm] [SPIRV] Test files for SPV_INTEL_device_side_avc_motion_estimation,SPV_INTEL_fast_math_mode,SPV_KHR_bfloat16,SPV_KHR_untyped_pointers (PR #153549)   Aadesh Premkumar via llvm-commits
• [clang] [llvm] [SPIRV] Test files for SPV_INTEL_device_side_avc_motion_estimation,SPV_INTEL_fast_math_mode,SPV_KHR_bfloat16,SPV_KHR_untyped_pointers (PR #153549)   Aadesh Premkumar via llvm-commits
• [clang] [flang] [llvm] [Clang] Remove ARCMigrate (PR #119269)   Aaron Ballman via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Abdullah Mohammad Amin via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Abdullah Mohammad Amin via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Abdullah Mohammad Amin via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Abdullah Mohammad Amin via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Abdullah Mohammad Amin via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Abdullah Mohammad Amin via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Abdullah Mohammad Amin via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [clang] [llvm] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce dataFence plugin interface. (PR #153793)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce dataFence plugin interface. (PR #153793)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce dataFence plugin interface. (PR #153793)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce dataFence plugin interface. (PR #153793)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Abhinav Gaba via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   Abhinav Gaba via llvm-commits
• [llvm] Reapply "[X86] Correct 32-bit immediate assertion and fix 64-bit lowering for huge frame offsets" (PR #152239)   Abhishek Kaushik via llvm-commits
• [llvm] [X86] lowerShuffleAsLanePermuteAndPermute - ensure we've simplified the demanded shuffle mask elts before testing for a matching shuffle (PR #153554)   Abhishek Kaushik via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   Abid Qadeer via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   Abid Qadeer via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   Abid Qadeer via llvm-commits
• [llvm] [OMPIRBuilder] Fix build failure after 151306. (PR #153061)   Abid Qadeer via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   Abid Qadeer via llvm-commits
• [llvm] [OMPIRBuilder] Fix build failure after 151306. (PR #153061)   Abid Qadeer via llvm-commits
• [llvm] [OMPIRBuilder] Fix build failure after 151306. (PR #153061)   Abid Qadeer via llvm-commits
• [llvm] [OMPIRBuilder][NFC] Fix build failure after 151306. (PR #153061)   Abid Qadeer via llvm-commits
• [llvm] [OMPIRBuilder][NFC] Fix build failure after 151306. (PR #153061)   Abid Qadeer via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   Adam Nemet via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   Adam Nemet via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   Adam Nemet via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   Adam Nemet via llvm-commits
• [llvm] [llvm-debuginfo-analyzer] Fixed some DWARF related bugs (PR #153318)   Adam Yang via llvm-commits
• [llvm] [llvm-debuginfo-analyzer] Fixed some DWARF related bugs (PR #153318)   Adam Yang via llvm-commits
• [llvm] [llvm-debuginfo-analyzer] Fixed some DWARF related bugs (PR #153318)   Adam Yang via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [clang] [llvm] [PowerPC] Add BCDCOPYSIGN and BCDSETSIGN Instruction Support (PR #144874)   Aditi Medhane via llvm-commits
• [llvm] [NVPTX] Enhance `mul.wide` and `mad.wide` peepholes (PR #150477)   Adrian Kuegel via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Adrian Prantl via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Adrian Prantl via llvm-commits
• [lldb] [llvm] Stateful variable-location annotations in Disassembler::PrintInstructions() (follow-up to #147460) (PR #152887)   Adrian Prantl via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Ahmad Yasin via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Ahmad Yasin via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Ahmad Yasin via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Ahmad Yasin via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Ahmad Yasin via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Ahmad Yasin via llvm-commits
• [llvm] perf optimizations for code in getAppleRuntimeUnrollPreferences() (PR #154010)   Ahmad Yasin via llvm-commits
• [llvm] [CI][Github] Fix Premerge Summary for Build Failures (PR #153076)   Aiden Grossman via llvm-commits
• [llvm] [CI][Github] Bump actions/checkout to v5.0.0 (PR #153340)   Aiden Grossman via llvm-commits
• [llvm] [CI][Github] Bump actions/checkout to v5.0.0 (PR #153340)   Aiden Grossman via llvm-commits
• [llvm] [CI][Github] Bump actions/checkout to v5.0.0 (PR #153340)   Aiden Grossman via llvm-commits
• [llvm] 47e62e8 - Revert "[APFloat] Fix getExactInverse for DoubleAPFloat"   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [X86] Add RCU for Skylake Models (PR #153832)   Aiden Grossman via llvm-commits
• [llvm] [Github] Rename llvm-tests.yml workflow (PR #153866)   Aiden Grossman via llvm-commits
• [llvm] [mlir][spirv] Add mlir-spirv-tests CI to run for mlir-spv target tests (PR #152124)   Aiden Grossman via llvm-commits
• [llvm] [Github] Remove call to llvm-project-tests.yml from spirv-tests.yml (PR #153869)   Aiden Grossman via llvm-commits
• [llvm] [Github] Remove call to llvm-project-tests.yml from spirv-tests.yml (PR #153869)   Aiden Grossman via llvm-commits
• [llvm] [Github] Remove call to llvm-project-tests.yml from spirv-tests.yml (PR #153869)   Aiden Grossman via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Aiden Grossman via llvm-commits
• [llvm] [Github] Remove call to llvm-project-tests.yml from spirv-tests.yml (PR #153869)   Aiden Grossman via llvm-commits
• [llvm] [Github] Remove call to llvm-project-tests.yml from spirv-tests.yml (PR #153869)   Aiden Grossman via llvm-commits
• [llvm] [X86] Remove TuningPOPCNTFalseDeps from AlderLake (PR #154004)   Aiden Grossman via llvm-commits
• [flang] [llvm] [mlir] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   Akash Banerjee via llvm-commits
• [flang] [llvm] [mlir] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   Akash Banerjee via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   Akash Banerjee via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   Akash Banerjee via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   Akash Banerjee via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   Akash Banerjee via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #153048)   Akash Banerjee via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #153048)   Akash Banerjee via llvm-commits
• [llvm] Co-issue packed instructions by unpacking (PR #151704)   Akash Dutta via llvm-commits
• [llvm] Co-issue packed instructions by unpacking (PR #151704)   Akash Dutta via llvm-commits
• [llvm] Co-issue packed instructions by unpacking (PR #151704)   Akash Dutta via llvm-commits
• [llvm] Add executed MC/DC TestVectors to `llvm-cov export` (PR #105511)   Alan Phipps via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Alex Bradbury via llvm-commits
• [llvm] db5f7dc - Revert "[SLP]Support LShr as base for copyable elements"   Alex Bradbury via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Alex Bradbury via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Alex Duran via llvm-commits
• [llvm] [DAGCombiner] Fold setcc of trunc, generalizing some NVPTX isel logic (PR #150270)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] miscellaneous minor cleanup (NFC) (PR #152329)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] miscellaneous minor cleanup (NFC) (PR #152329)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] miscellaneous minor cleanup (NFC) (PR #152329)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Alex MacLean via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Alex MacLean via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Alex MacLean via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Alex MacLean via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Do not mark move of global address as cheap enabling more CSE (PR #153730)   Alex MacLean via llvm-commits
• [clang] [llvm] [NVPTX] Consolidate and cleanup various NVPTXISD nodes (NFC) (PR #145581)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Do not mark move of global address as cheap enabling more CSE (PR #153730)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Do not mark move of global address as cheap enabling more CSE (PR #153730)   Alex MacLean via llvm-commits
• [llvm] [NVPTX] Do not mark move of global address as cheap enabling more CSE (PR #153730)   Alex MacLean via llvm-commits
• [llvm] [NVVM][NVPTX] Add support for tcgen05.mma (PR #151949)   Alex MacLean via llvm-commits
• [llvm] [NFC] Fix unary minus operator on unsigned type warning (PR #153887)   Alex MacLean via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Alex MacLean via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Alex MacLean via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Alex MacLean via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Alex MacLean via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Alex MacLean via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Alex MacLean via llvm-commits
• [llvm] [NFC] Fix unary minus operator on unsigned type warning (PR #153887)   Alex MacLean via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Alex MacLean via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Alex MacLean via llvm-commits
• [compiler-rt] [compiler-rt] Avoid depending on the libnvmm header for NetBSD (PR #153534)   Alex Rønne Petersen via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Alex Sepkowski via llvm-commits
• [llvm] [llvm][opt][Transforms] Preserve AMDGPU atomic metadata (PR #140314)   Alex Voicu via llvm-commits
• [llvm] [llvm][opt][Transforms] Preserve AMDGPU atomic metadata (PR #140314)   Alex Voicu via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Alexander Penev via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Alexandre Ganea via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Alexandre Ganea via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Alexandre Ganea via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Alexandre Ganea via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Alexandre Ganea via llvm-commits
• [llvm] [VPlan] Enforce that there is only ever one header mask. NFC (PR #152489)   Alexey Bataev via llvm-commits
• [llvm] [VPlan] EVL transform VPVectorEndPointerRecipe alongisde load/store recipes. NFC (PR #152542)   Alexey Bataev via llvm-commits
• [llvm] [TTI] Remove hasActiveVectorLength hook. NFC (PR #152977)   Alexey Bataev via llvm-commits
• [llvm] [RISCV][TTI] Implement getAddressComputationCost() in RISCV TTI. (PR #149955)   Alexey Bataev via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Alexey Bataev via llvm-commits
• [llvm] [LAA] Add initial support for non-power-of-2 store-load forwarding distance (PR #137873)   Alexey Bataev via llvm-commits
• [llvm] 67af2f6 - [SLP]Initial FMAD support (#149102)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Improved/fixed FMAD support in reductions (PR #152787)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Initial support for copyable elements (PR #147366)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Initial support for copyable elements (PR #147366)   Alexey Bataev via llvm-commits
• [clang] [flang] [llvm] [openmp] [Clang][OpenMP][LoopTransformations] Add support for "#pragma omp fuse" loop transformation directive and "looprange" clause (PR #139293)   Alexey Bataev via llvm-commits
• [clang] [flang] [llvm] [openmp] [Clang][OpenMP][LoopTransformations] Add support for "#pragma omp fuse" loop transformation directive and "looprange" clause (PR #139293)   Alexey Bataev via llvm-commits
• [clang] [flang] [llvm] [openmp] [Clang][OpenMP][LoopTransformations] Add support for "#pragma omp fuse" loop transformation directive and "looprange" clause (PR #139293)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Initial support for non-power-of-2 vectorization (PR #151530)   Alexey Bataev via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Alexey Bataev via llvm-commits
• [llvm] dd5ba69 - [SLP]Recalculate deps for potential control-dependent schedule data   Alexey Bataev via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Alexey Bataev via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Improved/fixed FMAD support in reductions (PR #152787)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Support for copyables in the reduced values (PR #153589)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Support for copyables in the reduced values (PR #153589)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Alexey Bataev via llvm-commits
• [llvm] d57ab27 - [SLP] Recalculate cleared deps for potential control schedule data nodes   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Alexey Bataev via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Alexey Bataev via llvm-commits
• [llvm] bf2f241 - [SLP]Support LShr as base for copyable elements   Alexey Bataev via llvm-commits
• [llvm] [SLP] Fix cost estimation of external uses with wrong VF (PR #148185)   Alexey Bataev via llvm-commits
• [llvm] [LAA] Add initial support for non-power-of-2 store-load forwarding distance (PR #137873)   Alexey Bataev via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Better support for copyable values in stores (PR #153213)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Better support for copyable values in stores (PR #153213)   Alexey Bataev via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Alexey Bataev via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Alexey Bataev via llvm-commits
• [llvm] 13b54f7 - [SLP] Recalculate dependencies for potential control dependencies if cleared   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] 758c685 - [SLP]Do not include copyable data to the same user twice   Alexey Bataev via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Alexey Bataev via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Alexey Bataev via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Alexey Karyakin via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Alexey Karyakin via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Alexey Karyakin via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Alexey Karyakin via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Alexey Karyakin via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Alexey Karyakin via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   Alireza Torabian via llvm-commits
• [llvm] [GlobalISel] Add a fadd 0.0 combine with nsz (PR #153748)   Amara Emerson via llvm-commits
• [llvm] [AArch64][GlobalISel] Mark G_BR as always legal. NFC (PR #153545)   Amara Emerson via llvm-commits
• [llvm] [AArch64] Correct SCVTF instructions for vector input (PR #152974)   Amina Chabane via llvm-commits
• [clang] [llvm] [AArch64][Clang] Update predication of SVE2-AES/PMULL Pair Intrinsics and add Test Coverage (PR #153825)   Amina Chabane via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153755)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153755)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153755)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153755)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [NFC][compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [NFC][compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [NFC][compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153843)   Amit Kumar Pandey via llvm-commits
• [clang] [llvm] [Clang][OpenMP] Non-contiguous strided update (PR #144635)   Amit Tiwari via llvm-commits
• [llvm] [PowerPC][CodeGen] Expand ISD::AssertNoFPClass for ppc_fp128 (PR #152357)   Amy Kwan via llvm-commits
• [llvm] [PowerPC][CodeGen] Expand ISD::AssertNoFPClass for ppc_fp128 (PR #152357)   Amy Kwan via llvm-commits
• [llvm] [flang][runtime] Handle NAN(...) in namelist input (PR #153101)   Andre Kuhlenschmidt via llvm-commits
• [llvm] [flang][runtime][NFC] Add a comment to intrinsic assignment (PR #153260)   Andre Kuhlenschmidt via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [MCA][X86] Pretend To Have a Stack Engine (PR #153348)   Andrea Di Biagio via llvm-commits
• [llvm] [PredicateInfo] Handle trunc nuw i1 condition. (PR #152988)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [PredicateInfo] Handle trunc nuw i1 condition. (PR #152988)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCfg] Handle trunc nuw i1 condition in Equality comparison. (PR #153051)   Andreas Jonson via llvm-commits
• [llvm] ca7ffaa - [ConstantRange] add nuw support to truncate (NFC) (#152990)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCfg] Deduplicate code (NFC) (PR #153965)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCfg] Deduplicate code (NFC) (PR #153965)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCfg] Handle trunc nuw i1 condition in Equality comparison. (PR #153051)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCfg] Deduplicate code (NFC) (PR #153965)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCFG] Handle that first matched eq cond in if chain can be Extra condition. (PR #154007)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCFG] Handle that first matched eq cond in if chain can be Extra condition. (PR #154007)   Andreas Jonson via llvm-commits
• [llvm] [LVI] Add support for trunc nuw range. (PR #154021)   Andreas Jonson via llvm-commits
• [llvm] [LVI] Add support for trunc nuw range. (PR #154021)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCFG] Handle that first matched eq cond in if chain can be Extra condition. (PR #154007)   Andreas Jonson via llvm-commits
• [llvm] [InstCombine] Fold trunc nuw i1 to false when dominated by icmp. (PR #151961)   Andreas Jonson via llvm-commits
• [llvm] [InstCombine] Fold trunc nuw i1 to false when dominated by icmp. (PR #151961)   Andreas Jonson via llvm-commits
• [llvm] [InstCombine] Fold trunc nuw i1 to false when dominated by icmp. (PR #151961)   Andreas Jonson via llvm-commits
• [llvm] [SimplifyCFG] Handle that first matched eq cond in if chain can be Extra condition. (PR #154007)   Andreas Jonson via llvm-commits
• [compiler-rt] [llvm] [asan] Fix misalignment of variables in fake stack frames (PR #152819)   Andrew Lazarev via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Andy Kaylor via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Andy Kaylor via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Andy Kaylor via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Andy Kaylor via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Andy Kaylor via llvm-commits
• [llvm] Target: Add target option for disabling `AArch64_ELFTargetObjectFile::SupportIndirectSymViaGOTPCRel` (PR #153910)   Anthony Latsis via llvm-commits
• [llvm] Target: Add target option for disabling `AArch64_ELFTargetObjectFile::SupportIndirectSymViaGOTPCRel` (PR #153910)   Anthony Latsis via llvm-commits
• [llvm] Target: Add target option for disabling `AArch64_ELFTargetObjectFile::SupportIndirectSymViaGOTPCRel` (PR #153910)   Anthony Latsis via llvm-commits
• [llvm] Target: Add target option for disabling `AArch64_ELFTargetObjectFile::SupportIndirectSymViaGOTPCRel` (PR #153910)   Anthony Latsis via llvm-commits
• [llvm] Target: Add target option for disabling `AArch64_ELFTargetObjectFile::SupportIndirectSymViaGOTPCRel` (PR #153910)   Anthony Latsis via llvm-commits
• [llvm] [BPF] Support Jump Table (PR #149715)   Anton Protopopov via llvm-commits
• [llvm] [BPF] Support Jump Table (PR #149715)   Anton Protopopov via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   Anutosh Bhat via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   Anutosh Bhat via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   Anutosh Bhat via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   Anutosh Bhat via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   Anutosh Bhat via llvm-commits
• [clang] [llvm] [Clang][CUDA] Add support for __managed__ variables in non-RDC and default RDC mode (PR #149716)   Artem Belevich via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Artem Belevich via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Artem Belevich via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Artem Belevich via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Artem Belevich via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Artem Belevich via llvm-commits
• [llvm] [NVVM][NVPTX] Add support for tcgen05.mma (PR #151949)   Artem Belevich via llvm-commits
• [llvm] [NVVM][NVPTX] Add support for tcgen05.mma (PR #151949)   Artem Belevich via llvm-commits
• [llvm] [NVPTX] Constant fold NVVM add/mul/div/fma (PR #152544)   Artem Belevich via llvm-commits
• [llvm] [NVPTX] Constant fold NVVM add/mul/div/fma (PR #152544)   Artem Belevich via llvm-commits
• [llvm] [InstSimplify] Optimize maximumnum and minimumnum (PR #139581)   Artem Belevich via llvm-commits
• [llvm] [InstSimplify] Optimize maximumnum and minimumnum (PR #139581)   Artem Belevich via llvm-commits
• [llvm] [Inliner] Add option (default off) to inline all calls regardless of the cost (PR #152365)   Artem Belevich via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Arthur Eubanks via llvm-commits
• [llvm] [AArch64] Adjust the scheduling info of SVE FCMP on Cortex-A510. (PR #153810)   Asher Dobrescu via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   Augie Fackler via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   Augie Fackler via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Augie Fackler via llvm-commits
• [llvm] [AMDGPU] Enable kernarg preload on gfx1250 (PR #153686)   Austin Kerbow via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Axel Sorenson via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   Balint Cristian via llvm-commits
• [llvm] [FileSystem] Allow exclusive file lock (PR #114098)   Ben Langmuir via llvm-commits
• [llvm] [mlir][bazel] Fix Bazel build after 6bb8f6f2d0ed672217e0a0521afc5b86913b717e (PR #153811)   Benjamin Chetioui via llvm-commits
• [llvm] [mlir][bazel] Fix Bazel build after 6bb8f6f2d0ed672217e0a0521afc5b86913b717e (PR #153811)   Benjamin Chetioui via llvm-commits
• [llvm] [mlir][bazel] Fix Bazel build after 6bb8f6f2d0ed672217e0a0521afc5b86913b717e (PR #153811)   Benjamin Chetioui via llvm-commits
• [llvm] [AArch64][SME] Port all SME routines to RuntimeLibcalls (PR #152505)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Use entry pstate.sm for conditional streaming-mode changes (PR #152169)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Use entry pstate.sm for conditional streaming-mode changes (PR #152169)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Use entry pstate.sm for conditional streaming-mode changes (PR #152169)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Rework VG CFI information for streaming-mode changes (PR #152283)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Rework VG CFI information for streaming-mode changes (PR #152283)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Rework VG CFI information for streaming-mode changes (PR #152283)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Rework VG CFI information for streaming-mode changes (PR #152283)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Rework VG CFI information for streaming-mode changes (PR #152283)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Benjamin Maxwell via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] [LAA] Move scalable vector check into `getStrideFromAddRec()` (PR #154013)   Benjamin Maxwell via llvm-commits
• [llvm] [LAA] Move scalable vector check into `getStrideFromAddRec()` (PR #154013)   Benjamin Maxwell via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Benjamin Maxwell via llvm-commits
• [llvm] [SelectionDAG] Handle more opcodes in isGuaranteedNotToBeUndefOrPoison (PR #147019)   Björn Pettersson via llvm-commits
• [llvm] [SelectionDAG] Handle more opcodes in isGuaranteedNotToBeUndefOrPoison (PR #147019)   Björn Pettersson via llvm-commits
• [llvm] [SelectionDAG] Deal with POISON for INSERT_VECTOR_ELT/INSERT_SUBVECTOR (part 1) (PR #143102)   Björn Pettersson via llvm-commits
• [llvm] [SelectionDAG] Deal with POISON for INSERT_VECTOR_ELT/INSERT_SUBVECTOR (part 1) (PR #143102)   Björn Pettersson via llvm-commits
• [llvm] [Mips] Fix atomic min/max generate mips4 instructions when compiling for mips2 (PR #149983)   Brad Smith via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Brandon Wu via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Brandon Wu via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Brandon Wu via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Brandon Wu via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Brandon Wu via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Brandon Wu via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Brandon Wu via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   Brian Cain via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   Brian Cain via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (PR #153143)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (PR #153143)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (PR #153143)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (PR #153143)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (PR #153143)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (PR #153143)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] use vgpr16 for zext patterns (PR #153894)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] use vgpr16 for zext patterns (PR #153894)   Brox Chen via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] use vgpr16 for zext patterns (PR #153894)   Brox Chen via llvm-commits
• [llvm] [Offload] Define additional device info properties (PR #152533)   Callum Fare via llvm-commits
• [llvm] [PHIElimination] Preserve MachinePostDominatorTree (PR #153346)   Carl Ritson via llvm-commits
• [llvm] [AMDGPU] Preserve post dominator tree through SILowerControlFlow (PR #153528)   Carl Ritson via llvm-commits
• [llvm] [MsgPack] Add code for floating point assignment and writes (PR #153544)   Carl Ritson via llvm-commits
• [llvm] [AMDGPU] Preserve post dominator tree through SILowerControlFlow (PR #153528)   Carl Ritson via llvm-commits
• [llvm] [MsgPack] Add code for floating point assignment and writes (PR #153544)   Carl Ritson via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   Carl Ritson via llvm-commits
• [llvm] [AMDGPU] Added llvm-debuginfo-check (PR #149429)   Carlos Alberto Enciso via llvm-commits
• [clang] [llvm] [Clang] Enable constexpr handling for builtin elementwise fshl/fshr (PR #153572)   Chaitanya Koparkar via llvm-commits
• [clang] [llvm] [Clang] Enable constexpr handling for builtin elementwise fshl/fshr (PR #153572)   Chaitanya Koparkar via llvm-commits
• [clang] [llvm] [Clang] Enable constexpr handling for builtin elementwise fshl/fshr (PR #153572)   Chaitanya Koparkar via llvm-commits
• [clang] [llvm] [Clang] Enable constexpr handling for builtin elementwise fshl/fshr (PR #153572)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Chaitanya Koparkar via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   Changpeng Fang via llvm-commits
• [llvm] [AMDGPU] w/a hazard with writing s102/103 and reading FLAT_SCRATCH_BASE (PR #153878)   Changpeng Fang via llvm-commits
• [llvm] [bazel] Add yaml2obj to mlir/Test/Target/BUILD.bazel (PR #153875)   Chenguang Wang via llvm-commits
• [llvm] [bazel] Fix //mlir:XeGPUDialect compilation. (PR #153904)   Chenguang Wang via llvm-commits
• [llvm] [bazel] Fix //mlir:XeGPUDialect compilation. (PR #153904)   Chenguang Wang via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   Chris Apple via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   Chris Apple via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   Chris Apple via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   Chris Apple via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   Chris Apple via llvm-commits
• [llvm] [DirectX][objdump] Add support for printing signatures (PR #152531)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Chris B via llvm-commits
• [llvm] [DirectX][objdump] Add support for printing signatures (PR #153320)   Chris B via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   Chris B via llvm-commits
• [llvm] [AMDGPU] Legalize 64bit elements for BUILD_VECTOR on gfx942 (PR #145052)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU] Legalize 64bit elements for BUILD_VECTOR on gfx942 (PR #145052)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU] Legalize 64bit elements for BUILD_VECTOR on gfx942 (PR #145052)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU] Legalize 64bit elements for BUILD_VECTOR on gfx942 (PR #145052)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU] Legalize 64bit elements for BUILD_VECTOR on gfx942 (PR #145052)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU] Legalize 64bit elements for BUILD_VECTOR on gfx942 (PR #145052)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU] Legalize 64bit elements for BUILD_VECTOR on gfx942 (PR #145052)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Chris Jackson via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Chuanqi Xu via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Chuanqi Xu via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Chuanqi Xu via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Chuanqi Xu via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Chuanqi Xu via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Chuanqi Xu via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Connector Switch via llvm-commits
• [llvm] [RISCV] Add a high half PACKW+PACK pattern for RV64. (PR #152760)   Craig Topper via llvm-commits
• [llvm] e9b4e68 - [RISCV] Fix CHECK line for pslli.b in rv64p-valid.s. NFC   Craig Topper via llvm-commits
• [llvm] 4779488 - [SDPatternMatch] Fix typo in comment interger->integer. NFC   Craig Topper via llvm-commits
• [llvm] 059e49c - [RISCV] Fix typo in comment Interger->Integer. NFC   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   Craig Topper via llvm-commits
• [llvm] [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (PR #153485)   Craig Topper via llvm-commits
• [llvm] [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (PR #153485)   Craig Topper via llvm-commits
• [llvm] [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (PR #153485)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153458)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153458)   Craig Topper via llvm-commits
• [llvm] [IA][RISCV] Recognizing gap masks assembled from bitwise AND (PR #153324)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for P extensions with scalar second operands. (PR #153502)   Craig Topper via llvm-commits
• [llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)   Craig Topper via llvm-commits
• [llvm] [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (PR #153485)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV][llvm] Support fixed-length vector inline assembly constraints (PR #150724)   Craig Topper via llvm-commits
• [llvm] [CodeGen][RISCV] Add support of RISCV nontemporal to vector predication instructions. (PR #153033)   Craig Topper via llvm-commits
• [llvm] [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (PR #153485)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153458)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153458)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add CodeGen support for qc.insbi and qc.insb insert instructions (PR #152447)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for P extensions with scalar second operands. (PR #153502)   Craig Topper via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for P extensions with scalar second operands. (PR #153502)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV][MC] Implement MC for Base P extension (PR #123271)   Craig Topper via llvm-commits
• [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when Zilsd is enabled (PR #153595)   Craig Topper via llvm-commits
• [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when Zilsd is enabled (PR #153595)   Craig Topper via llvm-commits
• [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when Zilsd is enabled (PR #153595)   Craig Topper via llvm-commits
• [llvm] [RegAllocFast] Don't align stack slots if the stack can't be realigned (PR #153682)   Craig Topper via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   Craig Topper via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   Craig Topper via llvm-commits
• [llvm] [RISCV][MoveMerge] Don't copy kill flag when moving past an instruction that reads the register. (PR #153644)   Craig Topper via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Craig Topper via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   Craig Topper via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153629)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153629)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Craig Topper via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   Craig Topper via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   Craig Topper via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   Craig Topper via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Craig Topper via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Craig Topper via llvm-commits
• [llvm] 853094f - [VirtRegMap] Use TRI member variable. NFC   Craig Topper via llvm-commits
• [llvm] [RISCV] Fold (sext_inreg (xor (setcc), -1), i1) -> (add (setcc), -1). (PR #153855)   Craig Topper via llvm-commits
• [llvm] [RISCV] Remove non-existent of nds.vfwcvt/nds.vfncvt instructions (PR #153865)   Craig Topper via llvm-commits
• [llvm] [RISCV] Remove non-existent operand of nds.vfwcvt/nds.vfncvt instructions (PR #153865)   Craig Topper via llvm-commits
• [llvm] [AArch64] Peek through freeze in setcc if it has one_use, and is comparing against a constant (PR #153897)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Remove experimental from Smctr and Ssctr. (PR #153903)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Remove experimental from Smctr and Ssctr. (PR #153903)   Craig Topper via llvm-commits
• [clang] [llvm] [RISCV] Remove experimental from Smctr and Ssctr. (PR #153903)   Craig Topper via llvm-commits
• [llvm] [RISCV] Use simm8 instead of uimm8 for pli.b (PR #153913)   Craig Topper via llvm-commits
• [llvm] [RISCV] Use simm8 instead of uimm8 for pli.b (PR #153913)   Craig Topper via llvm-commits
• [llvm] [RISCV] Use simm8 instead of uimm8 for pli.b (PR #153913)   Craig Topper via llvm-commits
• [llvm] [RISCV] Use simm8 instead of uimm8 for pli.b (PR #153913)   Craig Topper via llvm-commits
• [llvm] [RISCV] Accept [-128, 255] instead of [0, 255] for pli.b (PR #153913)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add P-ext MC support for pli.dh, pli.db, and plui.dh. (PR #153972)   Craig Topper via llvm-commits
• [llvm] [RISCV] Accept [-128, 255] instead of [0, 255] for pli.b (PR #153913)   Craig Topper via llvm-commits
• [llvm] [RISCV] Accept [-128, 255] instead of [0, 255] for pli.b (PR #153913)   Craig Topper via llvm-commits
• [llvm] [RISCV][GISel] Optimize +0.0 to use fcvt.d.w for s64 on rv32 (PR #153978)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add P-ext MC support for pli.dh, pli.db, and plui.dh. (PR #153972)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add P-ext MC support for pli.dh, pli.db, and plui.dh. (PR #153972)   Craig Topper via llvm-commits
• [llvm] [RISCV] Generate QC_INSB/QC_INSBI instructions from OR of AND Imm (PR #154023)   Craig Topper via llvm-commits
• [llvm] [RISCV] Add P-ext MC support for pli.dh, pli.db, and plui.dh. (PR #153972)   Craig Topper via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Craig Topper via llvm-commits
• [llvm] [RISCV] Rename MIPS_PREFETCH->MIPS_PREF. NFC (PR #154062)   Craig Topper via llvm-commits
• [llvm] [RISCV] Rename MIPS_PREFETCH->MIPS_PREF. NFC (PR #154062)   Craig Topper via llvm-commits
• [llvm] [AArch64][nfc] Remove duplicate [us]addl tests (PR #152664)   Cullen Rhodes via llvm-commits
• [llvm] [AArch64][nfc] Remove duplicate [us]addl tests (PR #152664)   Cullen Rhodes via llvm-commits
• [llvm] [AArch64][nfc] Remove duplicate [us]addl tests (PR #152664)   Cullen Rhodes via llvm-commits
• [llvm] [AArch64] Replace SIMDLongThreeVectorBHSabd with SIMDLongThreeVectorBHS. (PR #152987)   Cullen Rhodes via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   Cullen Rhodes via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   Cullen Rhodes via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   Cullen Rhodes via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   Cullen Rhodes via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   Cullen Rhodes via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Damyan Pepper via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Damyan Pepper via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Damyan Pepper via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   Damyan Pepper via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   Damyan Pepper via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   Damyan Pepper via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   Damyan Pepper via llvm-commits
• [compiler-rt] [sanitizer_common] Disable sanitizer_redefine_builtins on Apple platforms (PR #153381)   Dan Blackwell via llvm-commits
• [compiler-rt] [TSan] Add interceptor for os_unfair_lock_lock_with_flags (PR #153815)   Dan Blackwell via llvm-commits
• [compiler-rt] [TSan] Add interceptor for os_unfair_lock_lock_with_flags (PR #153815)   Dan Blackwell via llvm-commits
• [llvm] [flang][runtime] Fix AllocateAssignmentLHS for monomorphic LHS (PR #153073)   Daniel Chen via llvm-commits
• [llvm] [flang][runtime] OPEN(existingUnit,POSITION=) (PR #153688)   Daniel Chen via llvm-commits
• [llvm] [flang][runtime] Catch bad OPEN specifiers for unformatted files (PR #153707)   Daniel Chen via llvm-commits
• [llvm] [flang][runtime] OPEN(existingUnit,POSITION=) (PR #153688)   Daniel Chen via llvm-commits
• [llvm] [win][x64] Allow push/pop for stack alloc when unwind v2 is required (PR #153621)   Daniel Paoliello via llvm-commits
• [llvm] [win][x64] Allow push/pop for stack alloc when unwind v2 is required (PR #153621)   Daniel Paoliello via llvm-commits
• [llvm] [win][x64] Allow push/pop for stack alloc when unwind v2 is required (PR #153621)   Daniel Paoliello via llvm-commits
• [llvm] [win][x64] Allow push/pop for stack alloc when unwind v2 is required (PR #153621)   Daniel Paoliello via llvm-commits
• [llvm] [win][x64] Allow push/pop for stack alloc when unwind v2 is required (PR #153621)   Daniel Paoliello via llvm-commits
• [llvm] [CodeGen] Provide original IR type to CC lowering (NFC) (PR #152709)   Daniel Thornburgh via llvm-commits
• [llvm] [CodeGen] Provide original IR type to CC lowering (NFC) (PR #152709)   Daniel Thornburgh via llvm-commits
• [llvm] [ADT] Reduce memory allocation in SmallPtrSet::reserve() (PR #153126)   David Blaikie via llvm-commits
• [llvm] [FileSystem] Allow exclusive file lock (PR #114098)   David Blaikie via llvm-commits
• [compiler-rt] [compiler-rt] openat2 syscall interception. (PR #153846)   David CARLIER via llvm-commits
• [compiler-rt] [compiler-rt][memprof] adding free_sized/free_aligned_sized intercept… (PR #154011)   David CARLIER via llvm-commits
• [compiler-rt] [compiler-rt][memprof] adding free_sized/free_aligned_sized intercept… (PR #154011)   David CARLIER via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   David Green via llvm-commits
• [llvm] [CodeGen] Ensure clearRegisterKills clears inside bundles. (PR #149177)   David Green via llvm-commits
• [llvm] [AArch64][nfc] Remove duplicate [us]addl tests (PR #152664)   David Green via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   David Green via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   David Green via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   David Green via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   David Green via llvm-commits
• [clang] [llvm] [ARM] enable FENV_ACCESS pragma support for hard-float targets (PR #137101)   David Green via llvm-commits
• [llvm] [AArch64] Replace SIMDLongThreeVectorBHSabd with SIMDLongThreeVectorBHS. (PR #152987)   David Green via llvm-commits
• [llvm] 5d099c2 - [AArch64][GlobalISel] Add 128bit insert and extract vector test coverage. NFC   David Green via llvm-commits
• [llvm] [ARM] Protect against odd sized vectors in isVTRNMask and friends (PR #153413)   David Green via llvm-commits
• [llvm] [GlobalISel] Fix bitcast fewerElements with scalar narrow types. (PR #153364)   David Green via llvm-commits
• [llvm] [GlobalISel] Fix bitcast fewerElements with scalar narrow types. (PR #153364)   David Green via llvm-commits
• [llvm] [ARM][MVE] Add shuffle costs for LDn and STn instructions. (PR #145304)   David Green via llvm-commits
• [clang] [llvm] [ARM] enable FENV_ACCESS pragma support for hard-float targets (PR #137101)   David Green via llvm-commits
• [llvm] [AArch64][GlobalISel] Mark G_BR as always legal. NFC (PR #153545)   David Green via llvm-commits
• [llvm] 4c28bbf - [AArch64] Fix ‘>= 0’ is always true warning. NFC   David Green via llvm-commits
• [llvm] [GlobalISel] Add support for scalarizing vector insert and extract elements (PR #153274)   David Green via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   David Green via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   David Green via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   David Green via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   David Green via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   David Green via llvm-commits
• [llvm] [AArch64][GlobalISel] Mark G_BR as always legal. NFC (PR #153545)   David Green via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   David Green via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   David Green via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   David Green via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   David Green via llvm-commits
• [llvm] 16314eb - [AArch64][GlobalISel] Add additional vecreduce.fadd and fadd 0.0 tests. NFC   David Green via llvm-commits
• [llvm] [GlobalISel] Add a fadd 0.0 combine with nsz (PR #153748)   David Green via llvm-commits
• [llvm] 649762c - Revert "[AArch64][GlobalISel] Add additional vecreduce.fadd and fadd 0.0 tests. NFC"   David Green via llvm-commits
• [llvm] [AArch64] Adjust the scheduling info of SVE FCMP on Cortex-A510. (PR #153810)   David Green via llvm-commits
• [llvm] [AArch64] Adjust the scheduling info of SVE FCMP on Cortex-A510. (PR #153810)   David Green via llvm-commits
• [llvm] [AArch64] Adjust the scheduling info of SVE FCMP on Cortex-A510. (PR #153810)   David Green via llvm-commits
• [llvm] [AArch64] Give a higher cost for more expensive SVE FCMP instructions (PR #153816)   David Green via llvm-commits
• [llvm] [AArch64] Give a higher cost for more expensive SVE FCMP instructions (PR #153816)   David Green via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   David Green via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   David Green via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   David Green via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   David Green via llvm-commits
• [llvm] [GlobalISel] Translate scalar sequential vecreduce.fadd/fmul as fadd/fmul. (PR #153966)   David Green via llvm-commits
• [llvm] [VectorCombine] Remove dead node immediately in VectorCombine (PR #149047)   David Green via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   David Green via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   David Green via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   David Green via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   David Green via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   David Green via llvm-commits
• [llvm] [LV][TTI] Calculate cost of extracting last index in a scalable vector (PR #144086)   David Green via llvm-commits
• [llvm] [AArch64][BTI] Mark EH landing pads as jump targets (PR #149680)   David Green via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   David Green via llvm-commits
• [llvm] [VectorCombine] Remove dead node immediately in VectorCombine (PR #149047)   David Green via llvm-commits
• [llvm] [VectorCombine] Remove dead node immediately in VectorCombine (PR #149047)   David Green via llvm-commits
• [llvm] e722ef4 - Reapply "[APFloat] Properly implement DoubleAPFloat::convertToSignExtendedInteger"   David Majnemer via llvm-commits
• [llvm] f6d143f - [APFloat] Properly implement frexp(DoubleAPFloat)   David Majnemer via llvm-commits
• [llvm] acef1db - [APFloat] Remove some overly optimistic assertions   David Majnemer via llvm-commits
• [llvm] f494131 - [APFloat] Fix getExactInverse for DoubleAPFloat   David Majnemer via llvm-commits
• [llvm] Fix compress/decompress in LLVM Offloading API (PR #150064)   David Salinas via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   David Sherwood via llvm-commits
• [llvm] [LV][VPlan] Implement VPlan-based cost for exit condition. (PR #125640)   David Sherwood via llvm-commits
• [llvm] [InstCombine] Support well-defined recurrences in isGuaranteedNotToBeUndefOrPoison (PR #150420)   David Sherwood via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   David Sherwood via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   David Sherwood via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   David Sherwood via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   David Sherwood via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   David Sherwood via llvm-commits
• [llvm] [LV] Fix branch weights in epilogue min iteration check block (PR #152534)   David Sherwood via llvm-commits
• [llvm] [LV] Add new line to interleaving disabled message (PR #152722)   David Sherwood via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   David Sherwood via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for ee loops with stores (PR #145663)   David Sherwood via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   David Sherwood via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   David Sherwood via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   David Sherwood via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for loops with unbound loads. (PR #152422)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for loops with unbound loads. (PR #152422)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for loops with unbound loads. (PR #152422)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for loops with unbound loads. (PR #152422)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for loops with unbound loads. (PR #152422)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for loops with unbound loads. (PR #152422)   David Sherwood via llvm-commits
• [llvm] [LV] Add initial legality checks for loops with unbound loads. (PR #152422)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   David Sherwood via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   David Sherwood via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   David Sherwood via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   David Sherwood via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   David Sherwood via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   David Sherwood via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   David Sherwood via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   David Sherwood via llvm-commits
• [llvm] [VPlan] Factor out logic to common compute costs to helper (NFCI). (PR #153361)   David Sherwood via llvm-commits
• [llvm] [VPlan] Factor out logic to common compute costs to helper (NFCI). (PR #153361)   David Sherwood via llvm-commits
• [llvm] [VPlan] Factor out logic to common compute costs to helper (NFCI). (PR #153361)   David Sherwood via llvm-commits
• [llvm] [VPlan] Factor out logic to common compute costs to helper (NFCI). (PR #153361)   David Sherwood via llvm-commits
• [llvm] [VPlan] Factor out logic to common compute costs to helper (NFCI). (PR #153361)   David Sherwood via llvm-commits
• [llvm] [LV] Fix incorrect cost kind in VPReplicateRecipe::computeCost (PR #153216)   David Sherwood via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   David Sherwood via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   David Sherwood via llvm-commits
• [llvm] [LV] Fix incorrect cost kind in VPReplicateRecipe::computeCost (PR #153216)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LoopVectorize] Generate wide active lane masks (PR #147535)   David Sherwood via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   David Sherwood via llvm-commits
• [llvm] [LV][TTI] Calculate cost of extracting last index in a scalable vector (PR #144086)   David Sherwood via llvm-commits
• [llvm] [LV][TTI] Calculate cost of extracting last index in a scalable vector (PR #144086)   David Sherwood via llvm-commits
• [llvm] [LV][TTI] Calculate cost of extracting last index in a scalable vector (PR #144086)   David Sherwood via llvm-commits
• [llvm] [LV] Fix incorrect cost kind in VPReplicateRecipe::computeCost (PR #153216)   David Sherwood via llvm-commits
• [compiler-rt] d74ae41 - [compiler-rt][test] Require lld for coverage_short_circuit.cpp   David Spickett via llvm-commits
• [llvm] 6a81dac - [llvm][release] Correct formatting field in release message   David Spickett via llvm-commits
• [compiler-rt] [compiler-rt][hwasan][test] Tweak check in release-shadow.c (PR #153181)   David Spickett via llvm-commits
• [compiler-rt] [compiler-rt][hwasan][test] Tweak check in release-shadow.c (PR #153181)   David Spickett via llvm-commits
• [llvm] [WebAssembly] Update the test for `half` (NFC) (PR #152832)   Derek Schuff via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Deric C. via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Deric C. via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Deric C. via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Deric C. via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Deric C. via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Deric C. via llvm-commits
• [llvm] [AMDGPU] Ignore inactive VGPRs in .vgpr_count (PR #149052)   Diana Picus via llvm-commits
• [llvm] [AMDGPU] Ignore inactive VGPRs in .vgpr_count (PR #149052)   Diana Picus via llvm-commits
• [llvm] [AMDGPU] Ignore inactive VGPRs in .vgpr_count (PR #149052)   Diana Picus via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   Diana Picus via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   Diana Picus via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   Diana Picus via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   Diana Picus via llvm-commits
• [llvm] [Debugify] Improve reduction of debugify coverage build output (PR #150212)   Djordje Todorovic via llvm-commits
• [llvm] [RISCV] Add initial assembler/MC layer support for big-endian (PR #146534)   Djordje Todorovic via llvm-commits
• [llvm] [RISCV] Add initial assembler/MC layer support for big-endian (PR #146534)   Djordje Todorovic via llvm-commits
• [llvm] [RISCV] Add initial assembler/MC layer support for big-endian (PR #146534)   Djordje Todorovic via llvm-commits
• [llvm] [RISCV] Rename MIPS_PREFETCH->MIPS_PREF. NFC (PR #154062)   Djordje Todorovic via llvm-commits
• [compiler-rt] [compiler-rt][libFuzzer] Add %run directives to focus-function.test (PR #153185)   Dmitry Chestnykh via llvm-commits
• [compiler-rt] [compiler-rt][libFuzzer] Add %run directives to focus-function.test (PR #153185)   Dmitry Chestnykh via llvm-commits
• [llvm] [mlir] [Offload] Add oneInterationPerThread param to loop device RTL (PR #151959)   Dominik Adamski via llvm-commits
• [llvm] [mlir] [Offload] Add oneInterationPerThread param to loop device RTL (PR #151959)   Dominik Adamski via llvm-commits
• [llvm] [mlir] [Offload] Add oneInterationPerThread param to loop device RTL (PR #151959)   Dominik Adamski via llvm-commits
• [llvm] [mlir] [Offload] Add oneInterationPerThread param to loop device RTL (PR #151959)   Dominik Adamski via llvm-commits
• [llvm] [mlir] [Offload] Add oneInterationPerThread param to loop device RTL (PR #151959)   Dominik Adamski via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Drew Kersnar via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   Drew Kersnar via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Durgadoss R via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Durgadoss R via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Durgadoss R via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Durgadoss R via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Durgadoss R via llvm-commits
• [llvm] [NVVM] Add various intrinsic attrs, cleanup and consolidate td (PR #153436)   Durgadoss R via llvm-commits
• [llvm] [llvm] Fix fabs simplification (PR #152825)   Eli Friedman via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Eli Friedman via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Eli Friedman via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Eli Friedman via llvm-commits
• [llvm] [win][x64] Allow push/pop for stack alloc when unwind v2 is required (PR #153621)   Eli Friedman via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Eli Friedman via llvm-commits
• [llvm] [win][x64] Allow push/pop for stack alloc when unwind v2 is required (PR #153621)   Eli Friedman via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Eli Friedman via llvm-commits
• [llvm] [GlobalOpt] Check if global gets compared to pointer of different obj. (PR #153789)   Eli Friedman via llvm-commits
• [clang] [llvm] [X86][APX] Remove CF feature from APXF and Diamond Rapids (PR #153751)   Eli Friedman via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Elizaveta Noskova via llvm-commits
• [llvm] [LLVM][Coverage][Unittest] Fix dangling reference in unittest (PR #147118)   Ellis Hoag via llvm-commits
• [llvm] [LLVM][Coverage][Unittest] Fix dangling reference in unittest (PR #147118)   Ellis Hoag via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Ellis Hoag via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Ellis Hoag via llvm-commits
• [llvm] [LV][VPlan] Implement VPlan-based cost for exit condition. (PR #125640)   Elvis Wang via llvm-commits
• [llvm] [LV] Generate scalar VPInstruction::Not if possible. (PR #152628)   Elvis Wang via llvm-commits
• [llvm] [VPlan] Get Addr computation cost with scalar type if it is uniform for gather/scatter. (PR #150371)   Elvis Wang via llvm-commits
• [llvm] [VPlan] Get Addr computation cost with scalar type if it is uniform for gather/scatter. (NFC) (PR #150371)   Elvis Wang via llvm-commits
• [llvm] [VPlan] Factor out logic to common compute costs to helper (NFCI). (PR #153361)   Elvis Wang via llvm-commits
• [llvm] [TTI] Add cost kind to getAddressComputationCost(). NFC. (PR #153342)   Elvis Wang via llvm-commits
• [llvm] [TTI] Add cost kind to getAddressComputationCost(). NFC. (PR #153342)   Elvis Wang via llvm-commits
• [llvm] [TTI] Add cost kind to getAddressComputationCost(). NFC. (PR #153342)   Elvis Wang via llvm-commits
• [llvm] [TTI] Add cost kind to getAddressComputationCost(). NFC. (PR #153342)   Elvis Wang via llvm-commits
• [llvm] [RISCV][TTI] Implement getAddressComputationCost() in RISCV TTI. (PR #149955)   Elvis Wang via llvm-commits
• [llvm] [flang][runtime] Handle NAN(...) in namelist input (PR #153101)   Eugene Epshteyn via llvm-commits
• [flang] [llvm] [flang] Finalize allocatable components in expression results (PR #153509)   Eugene Epshteyn via llvm-commits
• [llvm] [flang][runtime] OPEN(existingUnit,POSITION=) (PR #153688)   Eugene Epshteyn via llvm-commits
• [llvm] [flang][runtime] Catch bad OPEN specifiers for unformatted files (PR #153707)   Eugene Epshteyn via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Evgenii Kudriashov via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Evgenii Kudriashov via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Evgenii Kudriashov via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Evgenii Kudriashov via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Evgenii Kudriashov via llvm-commits
• [llvm] [GISel] Handle Flags in G_PTR_ADD Combines (PR #152495)   Fabian Ritter via llvm-commits
• [llvm] [GISel] Handle Flags in G_PTR_ADD Combines (PR #152495)   Fabian Ritter via llvm-commits
• [llvm] [AMDGPU][GISel] Add inbounds flag to FLAT GISel tests (PR #153000)   Fabian Ritter via llvm-commits
• [llvm] [AMDGPU][GISel] Add inbounds flag to FLAT GISel tests (PR #153000)   Fabian Ritter via llvm-commits
• [llvm] [AMDGPU][GISel] Add inbounds flag to FLAT GISel tests (PR #153000)   Fabian Ritter via llvm-commits
• [llvm] [llvm-lto2] Added llvm-lto2 -unified-lto descriptions (PR #148309)   Faith Rivera via llvm-commits
• [llvm] [llvm-lto2] Added version command for llvm-lto2 (PR #148866)   Faith Rivera via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   Fangrui Song via llvm-commits
• [llvm] [NFC][MC] Use `llvm_unreachable` for unreachable case (PR #152930)   Fangrui Song via llvm-commits
• [llvm] [NFC][MC] Use `llvm_unreachable` for unreachable case (PR #152930)   Fangrui Song via llvm-commits
• [llvm] [Xtensa] Add esp32/esp8266 cpus implementation. (PR #152409)   Fangrui Song via llvm-commits
• [llvm] [Xtensa] Add esp32/esp8266 cpus implementation. (PR #152409)   Fangrui Song via llvm-commits
• [llvm] [Xtensa] Add esp32/esp8266 cpus implementation. (PR #152409)   Fangrui Song via llvm-commits
• [lld] 856290d - Revert "Add `REQUIRES: riscv` to test added in 151639 to skip the test when riscv is not built. (#152858)"   Fangrui Song via llvm-commits
• [lld] 98164d4 - Revert "[ELF] -r: Synthesize R_RISCV_ALIGN at input section start" (#151639)   Fangrui Song via llvm-commits
• [lld] 94655dc - [ELF] -r: Synthesize R_RISCV_ALIGN at input section start" (#151639)   Fangrui Song via llvm-commits
• [lld] 04eb5e0 - test: Add REQUIRES: riscv   Fangrui Song via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] [MC] Make .note.GNU-stack explicit for the trampoline case (PR #151754)   Fangrui Song via llvm-commits
• [llvm] [MC] Make .note.GNU-stack explicit for the trampoline case (PR #151754)   Fangrui Song via llvm-commits
• [llvm] [LoongArch][MC] Refine conditions for emitting ALIGN relocations (PR #153365)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] [RISCV] Add initial assembler/MC layer support for big-endian (PR #146534)   Fangrui Song via llvm-commits
• [llvm] [RISCV] Add initial assembler/MC layer support for big-endian (PR #146534)   Fangrui Song via llvm-commits
• [llvm] [RISCV] Add initial assembler/MC layer support for big-endian (PR #146534)   Fangrui Song via llvm-commits
• [llvm] [RISCV] Add initial assembler/MC layer support for big-endian (PR #146534)   Fangrui Song via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   Fangrui Song via llvm-commits
• [llvm] 1893caa - MCSymbol: Decrease the bitfield size of SymbolContents   Fangrui Song via llvm-commits
• [llvm] 190778a - MCSymbol: Rename SymContents to kind   Fangrui Song via llvm-commits
• [llvm] aa96e20 - MCSymbol: Remove AMDGPU-specific Kind::TargetCommon   Fangrui Song via llvm-commits
• [llvm] 2cedb28 - MCSymbol: Remove unused IsTarget parameter from declareCommon   Fangrui Song via llvm-commits
• [llvm] Partial support for common linkage for WebAssembly (PR #151478)   Fangrui Song via llvm-commits
• [llvm] Partial support for common linkage for WebAssembly (PR #151478)   Fangrui Song via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Farzon Lotfi via llvm-commits
• [clang] [llvm] [HLSL][DirectX] Fix `dot2add` DXIL operation to use float overload (PR #152781)   Farzon Lotfi via llvm-commits
• [llvm] [SPIR-V] Fix OpVectorShuffle undef emission (PR #151993)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Farzon Lotfi via llvm-commits
• [clang] [llvm] [HLSL][DirectX] Fix `dot2add` DXIL operation to use float overload (PR #152781)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (PR #152636)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Farzon Lotfi via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Farzon Lotfi via llvm-commits
• [clang] [llvm] [HLSL][DirectX] Add the `Qdx-rootsignature-strip` driver option (PR #152196)   Finn Plummer via llvm-commits
• [llvm] [SPIRV] Create a new OpSelect selector and fix register types. (PR #152311)   Finn Plummer via llvm-commits
• [llvm] [SPIRV] Create a new OpSelect selector and fix register types. (PR #152311)   Finn Plummer via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Florian Hahn via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Florian Hahn via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Florian Hahn via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   Florian Hahn via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Florian Hahn via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Florian Hahn via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Florian Hahn via llvm-commits
• [llvm] [PredicateInfo] Use bitcast instead of ssa.copy (PR #151174)   Florian Hahn via llvm-commits
• [llvm] [LV][EVL] Simplify EVL recipe transformation by using a single EVL mask. nfc (PR #152479)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Preserve nusw on VectorEndPointer (PR #151558)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Florian Hahn via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Florian Hahn via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Florian Hahn via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Florian Hahn via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Florian Hahn via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Florian Hahn via llvm-commits
• [llvm] [VP][RISCV] Add a vp.load.ff intrinsic for fault only first load. (PR #128593)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Add incoming_[blocks,values] iterators to VPPhiAccessors (NFC) (PR #138472)   Florian Hahn via llvm-commits
• [llvm] [VP][RISCV] Add a vp.load.ff intrinsic for fault only first load. (PR #128593)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Florian Hahn via llvm-commits
• [llvm] 6f939da - [LV] Add additional test for backedge elimination with EVL.   Florian Hahn via llvm-commits
• [llvm] 8cdab07 - Reapply "[VPlan] Remove trivial dead VPPhi cycles."   Florian Hahn via llvm-commits
• [llvm] 48bfaa4 - [VPlan] Replace VPBB for vector.ph during skeleton creation (NFC)   Florian Hahn via llvm-commits
• [llvm] 10a6fd7 - [LV] Regenerate checks for test (NFC).   Florian Hahn via llvm-commits
• [llvm] [InstComb] Try to convert inttoptr (add (ptrtoint %B), %O) to GEP. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Florian Hahn via llvm-commits
• [llvm] 9400490 - [LV] Remove unused ILV state (NFC).   Florian Hahn via llvm-commits
• [llvm] [InstComb] Try to convert inttoptr (add (ptrtoint %B), %O) to GEP. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [InstComb] Try to convert inttoptr (add (ptrtoint %B), %O) to GEP. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [InstComb] Try to convert inttoptr (add (ptrtoint %B), %O) to GEP. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Factor out logic to common compute costs to helper (NFCI). (PR #153361)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Use parameter packs to avoid unary/binary/ternary matchers. NFC (PR #152272)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] d92671c - [PhaseOrdering] Add tests for optimizing std::find for AArch64.   Florian Hahn via llvm-commits
• [llvm] [InstComb] Try to convert inttoptr (add (ptrtoint %B), %O) to GEP. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [InstComb] Allow more user for (add (ptrtoint %B), %O) to GEP transform. (PR #153566)   Florian Hahn via llvm-commits
• [llvm] [InstComb] Try to convert inttoptr (add (ptrtoint %B), %O) to GEP. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [InstComb] Fold inttoptr (add (ptrtoint %B), %O) -> GEP for ICMP users. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [InstComb] Fold inttoptr (add (ptrtoint %B), %O) -> GEP for ICMP users. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [InstComb] Fold inttoptr (add (ptrtoint %B), %O) -> GEP for ICMP users. (PR #153421)   Florian Hahn via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Florian Hahn via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Florian Hahn via llvm-commits
• [llvm] [LV] Fix incorrect cost kind in VPReplicateRecipe::computeCost (PR #153216)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarsUsed (NFC) (PR #153577)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Add incoming_[blocks,values] iterators to VPPhiAccessors (NFC) (PR #138472)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Add incoming_[blocks,values] iterators to VPPhiAccessors (NFC) (PR #138472)   Florian Hahn via llvm-commits
• [llvm] 8a0c7e9 - [LV] Regenerate some more tests.   Florian Hahn via llvm-commits
• [llvm] [SCEV] Check if predicate is known false for predicated AddRecs. (PR #151134)   Florian Hahn via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Florian Hahn via llvm-commits
• [llvm] [LV][EVL] Add dead EVL mask into ToErase for consistency. nfc (PR #153761)   Florian Hahn via llvm-commits
• [llvm] [GlobalOpt] Check if global gets compared to pointer of different obj. (PR #153789)   Florian Hahn via llvm-commits
• [llvm] [GlobalOpt] Look through non-PointerType constant expressions. (PR #125205)   Florian Hahn via llvm-commits
• [llvm] [GlobalOpt] Check if global gets compared to pointer of different obj. (PR #153789)   Florian Hahn via llvm-commits
• [llvm] [LV] Fix incorrect cost kind in VPReplicateRecipe::computeCost (PR #153216)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (PR #153577)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (PR #153577)   Florian Hahn via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (PR #153577)   Florian Hahn via llvm-commits
• [llvm] [SCEV] Distinguish between full and wrapping AddRec in proveNoWrapViaCR. (PR #151966)   Florian Hahn via llvm-commits
• [llvm] 2b1e065 - [LV] Regenerate some more check lines. (NFC)   Florian Hahn via llvm-commits
• [llvm] 351d398 - [VPlan] Run final VPlan simplifications before codegen.   Florian Hahn via llvm-commits
• [llvm] 73775a0 - [LV] Add test for #153946.   Florian Hahn via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   Florian Hahn via llvm-commits
• [llvm] 5892a2b - [VPlan] Remove dead code from GetBroadCastInstr (NFCI).   Florian Hahn via llvm-commits
• [llvm] [NFCI][msan] Refactor into 'horizontalReduce' (PR #152961)   Florian Mayer via llvm-commits
• [llvm] [NFCI][msan] Refactor into 'horizontalReduce' (PR #152961)   Florian Mayer via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   Florian Mayer via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Florian Mayer via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Florian Mayer via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Florian Mayer via llvm-commits
• [llvm] [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (PR #153895)   Florian Mayer via llvm-commits
• [compiler-rt] [llvm] [msan] Reland with even more improvement: Improve packed multiply-add instrumentation (PR #153353)   Florian Mayer via llvm-commits
• [libclc] [llvm] [libclc] Add initial LIT tests (PR #87989)   Fraser Cormack via llvm-commits
• [libclc] [llvm] [libclc] Add initial LIT tests (PR #87989)   Fraser Cormack via llvm-commits
• [libclc] [llvm] [libclc] Add initial LIT tests (PR #87989)   Fraser Cormack via llvm-commits
• [libclc] [llvm] [libclc] Add initial LIT tests (PR #87989)   Fraser Cormack via llvm-commits
• [libclc] [llvm] [libclc] Add initial LIT tests (PR #87989)   Fraser Cormack via llvm-commits
• [llvm] [AMDGPU] SIPeepholeSDWA: Add REG_SEQUENCE support (PR #133087)   Frederik Harwath via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Frederik Harwath via llvm-commits
• [llvm] [InstCombine] optimize unnecessary sext instruction with add + cmp (PR #152291)   Gaurav Dhingra via llvm-commits
• [llvm] [InstCombine] optimize unnecessary sext instruction with add + cmp (PR #152291)   Gaurav Dhingra via llvm-commits
• [llvm] [InstCombine] optimize unnecessary sext instruction with add + cmp (PR #152291)   Gaurav Dhingra via llvm-commits
• [llvm] [InstCombine] optimize unnecessary sext instruction with add + cmp (PR #152291)   Gaurav Dhingra via llvm-commits
• [llvm] [InstCombine] optimize unnecessary sext instruction with add + cmp (PR #152291)   Gaurav Dhingra via llvm-commits
• [llvm] [InstCombine] optimize unnecessary sext instruction with add + cmp (PR #152291)   Gaurav Dhingra via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZZI pseudo instruction (PR #152552)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZZI pseudo instruction (PR #152552)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZZI pseudo instruction (PR #152552)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZI pseudo instruction (PR #152552)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZI pseudo instruction (PR #152552)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][SME] Implement the SME ABI (ZA state management) in Machine IR (PR #149062)   Gaëtan Bossu via llvm-commits
• [llvm] [SLP] Fix cost estimation of external uses with wrong VF (PR #148185)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZI pseudo instruction (PR #152552)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][ISel] Add unary vector_splice tests (NFC) (PR #152553)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][ISel] Add unary vector_splice tests (NFC) (PR #152553)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][ISel] Add unary vector_splice tests (NFC) (PR #152553)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][ISel] Select constructive EXT_ZZI pseudo instruction (PR #152554)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][ISel] Select constructive EXT_ZZI pseudo instruction (PR #152554)   Gaëtan Bossu via llvm-commits
• [llvm] [AArch64][ISel] Select constructive EXT_ZZI pseudo instruction (PR #152554)   Gaëtan Bossu via llvm-commits
• [llvm] [utils] add `stop_at_sha` to revert_checker's API (PR #152011)   George Burgess IV via llvm-commits
• [llvm] [utils] add `stop_at_sha` to revert_checker's API (PR #152011)   George Burgess IV via llvm-commits
• [llvm] [utils] add `stop_at_sha` to revert_checker's API (PR #152011)   George Burgess IV via llvm-commits
• [llvm] [utils] add `stop_at_sha` to revert_checker's API (PR #152011)   George Burgess IV via llvm-commits
• [llvm] [utils] add `stop_at_sha` to revert_checker's API (PR #152011)   George Burgess IV via llvm-commits
• [llvm] [BOLT][AArch64] Handle OpNegateRAState to enable optimizing binaries with pac-ret hardening (PR #120064)   Gergely Bálint via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Graham Hunter via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   Greg Clayton via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   Greg Clayton via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   Greg Clayton via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   Greg Clayton via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   Greg Clayton via llvm-commits
• [llvm] [X86] Fix equality operator ambiguity (PR #152739)   Gregor Jasny via llvm-commits
• [llvm] [BOLT] Fix debug line emission for functions in multiple compilation units (PR #151230)   Grigory Pastukhov via llvm-commits
• [llvm] [BOLT] Do not use HLT as split point when build the CFG (PR #150963)   Haibo Jiang via llvm-commits
• [llvm] [BOLT] Do not use HLT as split point when build the CFG (PR #150963)   Haibo Jiang via llvm-commits
• [llvm] [BOLT] Do not use HLT as split point when build the CFG (PR #150963)   Haibo Jiang via llvm-commits
• [llvm] [BOLT] Do not use HLT as split point when build the CFG (PR #150963)   Haibo Jiang via llvm-commits
• [llvm] [cmake] Introduce LLVM_DISABLE_PROJECTS to easily exclude projects (PR #141535)   Hamid El Maazouz via llvm-commits
• [llvm] [cmake] Introduce LLVM_DISABLE_PROJECTS to easily exclude projects (PR #141535)   Hamid El Maazouz via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Heejin Ahn via llvm-commits
• [llvm] [DirectX] Fix resource binding analysis incorrectly removing duplicates (PR #152253)   Helena Kotas via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   Henrik G. Olsson via llvm-commits
• [llvm] [RFC][utils] Add script to update failed tests (PR #131637)   Henrik G. Olsson via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   Henrik G. Olsson via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Hood Chatham via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Hood Chatham via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Hood Chatham via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Hood Chatham via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Hood Chatham via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Hood Chatham via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Hood Chatham via llvm-commits
• [llvm] [AArch64] Support symmetric complex deinterleaving with higher factors (PR #151295)   Igor Kirillov via llvm-commits
• [llvm] [AArch64] Support symmetric complex deinterleaving with higher factors (PR #151295)   Igor Kirillov via llvm-commits
• [llvm] [AArch64] Support symmetric complex deinterleaving with higher factors (PR #151295)   Igor Kirillov via llvm-commits
• [llvm] [LAA] Pre-commit tests exercising different types (PR #151091)   Igor Kirillov via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Jack Styles via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Jack Styles via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Jack Styles via llvm-commits
• [llvm] [ADT] Add `from_range` constructor for (Small)DenseMap (PR #153515)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Add `from_range` constructor for (Small)DenseMap (PR #153515)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Add `from_range` constructor for (Small)DenseMap (PR #153515)   Jakub Kuderski via llvm-commits
• [clang] [llvm] [Clang] Enable constexpr handling for builtin elementwise fshl/fshr (PR #153572)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (PR #153757)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APInt (PR #153790)   Jakub Kuderski via llvm-commits
• [llvm] [ADT] Use small_buckets() in SmallPtrSetImpl::remove_if (NFC) (PR #153962)   Jakub Kuderski via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   James Henderson via llvm-commits
• [llvm] Add --dump-offload-bundle option to llvm-objcopy (PR #143347)   James Henderson via llvm-commits
• [llvm] [lit] Make a separate tmpdir for every test in the suite (PR #153422)   James Henderson via llvm-commits
• [llvm] [DirectX] Add boilerplate integration of `objcopy` for `DXContainerObjectFile` (PR #153079)   James Henderson via llvm-commits
• [llvm] [DirectX] Add boilerplate integration of `objcopy` for `DXContainerObjectFile` (PR #153079)   James Henderson via llvm-commits
• [llvm] [DirectX] Add boilerplate integration of `objcopy` for `DXContainerObjectFile` (PR #153079)   James Henderson via llvm-commits
• [llvm] [DirectX] Add boilerplate integration of `objcopy` for `DXContainerObjectFile` (PR #153079)   James Henderson via llvm-commits
• [llvm] [DirectX] Add boilerplate integration of `objcopy` for `DXContainerObjectFile` (PR #153079)   James Henderson via llvm-commits
• [llvm] [DirectX][objdump] Add support for printing signatures (PR #153320)   James Henderson via llvm-commits
• [llvm] Move function info word into its own data structure (PR #153627)   James Henderson via llvm-commits
• [llvm] Add --offoading option to llvm-readobj (PR #143342)   James Henderson via llvm-commits
• [llvm] Add --offoading option to llvm-readobj (PR #143342)   James Henderson via llvm-commits
• [llvm] Add --offoading option to llvm-readobj (PR #143342)   James Henderson via llvm-commits
• [llvm] Add --offoading option to llvm-readobj (PR #143342)   James Henderson via llvm-commits
• [llvm] Add --offoading option to llvm-readobj (PR #143342)   James Henderson via llvm-commits
• [flang] [llvm] [mlir] [flang][OpenMP] Enable tiling (PR #143715)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [mlir] [flang][OpenMP] Enable tiling (PR #143715)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [Flang][OpenMP] Additional global address space modifications for device (PR #119585)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [mlir] [flang][OpenMP] Enable tiling (PR #143715)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [mlir] [flang][OpenMP] Enable tiling (PR #143715)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [mlir] [flang][OpenMP] Enable tiling (PR #143715)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [mlir] [flang][OpenMP] Enable tiling (PR #143715)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [mlir] [flang][OpenMP] Enable tiling (PR #143715)   Jan Leyonberg via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   Jan Patrick Lehr via llvm-commits
• [llvm] [ARM] Fix after #153394 (PR #153561)   Jan Patrick Lehr via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   Jan Patrick Lehr via llvm-commits
• [llvm] [ARM] Fix after #153394 (PR #153561)   Jan Patrick Lehr via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   Jan Patrick Lehr via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   Jan Patrick Lehr via llvm-commits
• [llvm] [AMDGPU] Fold multiple aligned v_mov_b32 to v_mov_b64 on gfx942 (PR #138843)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU] Fold multiple aligned v_mov_b32 to v_mov_b64 on gfx942 (PR #138843)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU] Fold multiple aligned v_mov_b32 to v_mov_b64 on gfx942 (PR #138843)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU] Fold multiple aligned v_mov_b32 to v_mov_b64 on gfx942 (PR #138843)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU] Fold multiple aligned v_mov_b32 to v_mov_b64 on mov 64b enabled targets (PR #138843)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [AMDGPU][SDAG] Legalise v2i32 or/xor/and instructions to make use of 64-bit wide instructions (PR #140694)   Janek van Oirschot via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc, expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add extra pattern for dot (PR #151775)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add extra pattern for dot (PR #151775)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc, expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Jasmine Tang via llvm-commits
• [llvm] Revert revert fix teach load (PR #153703)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Reapply #153360 with correct CondCode in combine of SETCC (PR #153703)   Jasmine Tang via llvm-commits
• [llvm] [WebAssembly] Reapply #153360 with correct CondCode in combine of SETCC (PR #153703)   Jasmine Tang via llvm-commits
• [llvm] Reapply "[WebAssembly] Constant fold wasm.dot" (PR #153070)   Jasmine Tang via llvm-commits
• [llvm] Reapply "[WebAssembly] Constant fold wasm.dot" (PR #153070)   Jasmine Tang via llvm-commits
• [llvm] Revert "[AMDGPU] SelectionDAG divergence tracking should take into account Target divergency. (#147560)" (PR #152548)   Jay Foad via llvm-commits
• [llvm] [AMDGPU] Remove generic-hsa GPU name (PR #149526)   Jay Foad via llvm-commits
• [llvm] [AMDGPU] Ensure divergence for v_alignbit (PR #129159)   Jay Foad via llvm-commits
• [llvm] AMDGPU: Track AGPR pressure (PR #150288)   Jeffrey Byrnes via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Jeffrey Byrnes via llvm-commits
• [llvm] [AMDGPU] Ensure divergence for v_alignbit (PR #129159)   Jeffrey Byrnes via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   Jessica Clarke via llvm-commits
• [llvm] [Inliner] try more aggressive IR walking to retrieve underlying objec… (PR #153122)   Jessica Paquette via llvm-commits
• [llvm] 2fc1b3d - [MemorySanitizer] Fix an unused-variable warning (NFC)   Jie Fu via llvm-commits
• [clang] [llvm] [RISCV] Implement MC support for Zvfbfa extension (PR #151106)   Jim Lin via llvm-commits
• [llvm] [LegalizeTypes][VP] Teach isVPBinaryOp to recognize vp.sadd/saddu/ssub/ssubu.sat (PR #154047)   Jim Lin via llvm-commits
• [llvm] [LegalizeTypes][VP] Teach isVPBinaryOp to recognize vp.sadd/saddu/ssub/ssubu.sat (PR #154047)   Jim Lin via llvm-commits
• [llvm] [RISCV] Remove an unnecessary cast (NFC) (PR #154049)   Jim Lin via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   Jim Lin via llvm-commits
• [llvm] [LegalizeTypes][VP] Teach isVPBinaryOp to recognize vp.sadd/saddu/ssub/ssubu.sat (PR #154047)   Jim Lin via llvm-commits
• [llvm] [RISCV] Remove ST->hasVInstructions() from getIntrinsicInstrCost for cttz/ctlz/ctpop. NFC. (PR #154064)   Jim Lin via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (PR #153143)   Joe Nash via llvm-commits
• [llvm] [PGO] Add llvm.loop.estimated_trip_count metadata (PR #152775)   Joel E. Denny via llvm-commits
• [llvm] [PGO] Add llvm.loop.estimated_trip_count metadata (PR #152775)   Joel E. Denny via llvm-commits
• [llvm] [PGO] Add llvm.loop.estimated_trip_count metadata (PR #152775)   Joel E. Denny via llvm-commits
• [clang] [flang] [llvm] [Clang] Remove ARCMigrate (PR #119269)   John McCall via llvm-commits
• [llvm] [M68k] implement -mxgot (PR #119803)   John Paul Adrian Glaubitz via llvm-commits
• [clang] [llvm] [AMDGPU][clang][CodeGen][opt] Add late-resolved feature identifying predicates (PR #134016)   Jon Chesterfield via llvm-commits
• [clang] [llvm] [AMDGPU][clang][CodeGen][opt] Add late-resolved feature identifying predicates (PR #134016)   Jon Chesterfield via llvm-commits
• [llvm] [AArch64] Add FeatureZCRegMoveFPR128 subtarget feature (PR #152906)   Jon Roelofs via llvm-commits
• [llvm] [AArch64] Remove wrong processor feature (PR #151289)   Jon Roelofs via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Jon Roelofs via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   Jon Roelofs via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   Jonathan Cohen via llvm-commits
• [llvm] [AArch64][llvm] Add support for optional register in `SYS` alias instructions (PR #153905)   Jonathan Thackray via llvm-commits
• [llvm] [AArch64][llvm] Add support for optional register in `SYS` alias instructions (PR #153905)   Jonathan Thackray via llvm-commits
• [llvm] [bazel] Port #148286: XeVM target (PR #153520)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Port #148286: XeVM target (PR #153520)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Port #148286: XeVM target (PR #153520)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Port #148286: XeVM target (PR #153520)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Port #148286: XeVM target (PR #153520)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Port #148286: XeVM target (PR #153520)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] More port of #148286: only include spirv dep when enabled (PR #153531)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] More port of #148286: only include spirv dep when enabled (PR #153531)   Jordan Rupprecht via llvm-commits
• [clang] [llvm] [clang] Migrate clang-rename to OptTable parsing (PR #89167)   Jordan Rupprecht via llvm-commits
• [clang] [llvm] [bazel][MLIR] Fix for MemRefToEmitC for #151206 (PR #153590)   Jordan Rupprecht via llvm-commits
• [clang] [llvm] [bazel][MLIR] Fix for MemRefToEmitC for #151206 (PR #153590)   Jordan Rupprecht via llvm-commits
• [clang] [llvm] [bazel][MLIR] Fix for MemRefToEmitC for #151206 (PR #153590)   Jordan Rupprecht via llvm-commits
• [clang] [llvm] [bazel][MLIR] Fix for MemRefToEmitC for #151206 (PR #153590)   Jordan Rupprecht via llvm-commits
• [llvm] Fix mlir/BUILD.bazel for XeGPUUtils. (PR #153689)   Jordan Rupprecht via llvm-commits
• [llvm] Fix mlir/BUILD.bazel for XeGPUUtils. (PR #153689)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Fix mlir/BUILD.bazel for VectorToXeGPU. (PR #153696)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Fix mlir/BUILD.bazel for VectorToXeGPU. (PR #153696)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Fix mlir/BUILD.bazel for VectorToXeGPU. (PR #153696)   Jordan Rupprecht via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Jordan Rupprecht via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Jordan Rupprecht via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Add yaml2obj to mlir/Test/Target/BUILD.bazel (PR #153875)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Add yaml2obj to mlir/Test/Target/BUILD.bazel (PR #153875)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Add yaml2obj to mlir/Test/Target/BUILD.bazel (PR #153875)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Fix //mlir:XeGPUDialect compilation. (PR #153904)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Fix //mlir:XeGPUDialect compilation. (PR #153904)   Jordan Rupprecht via llvm-commits
• [llvm] [bazel] Fix //mlir:XeGPUDialect compilation. (PR #153904)   Jordan Rupprecht via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Joseph Huber via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Joseph Huber via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [clang] [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [clang] [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [llvm] [Offload] `olLaunchHostFunction` (PR #152482)   Joseph Huber via llvm-commits
• [llvm] [Offload] `olLaunchHostFunction` (PR #152482)   Joseph Huber via llvm-commits
• [llvm] [Offload] `olLaunchHostFunction` (PR #152482)   Joseph Huber via llvm-commits
• [clang] [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [clang] [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Joseph Huber via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   Joseph Huber via llvm-commits
• [llvm] [Offload] Introduce dataFence plugin interface. (PR #153793)   Joseph Huber via llvm-commits
• [llvm] [Offload] Guard olMemAlloc/Free with a mutex (PR #153786)   Joseph Huber via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Joshua Batista via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Joshua Batista via llvm-commits
• [llvm] [InstComb] Try to convert inttoptr (add (ptrtoint %B), %O) to GEP. (PR #153421)   Joshua Cranmer via llvm-commits
• [compiler-rt] [ASan] Re-enable duplicate_os_log_reports test and include cstdlib for malloc (PR #153195)   Julian Lettner via llvm-commits
• [llvm] [AMDGPU][MC] GFX9 - allow op_sel in v_interp_p2_f16 (PR #150712)   Jun Wang via llvm-commits
• [llvm] [AMDGPU][MC] GFX9 - allow op_sel in v_interp_p2_f16 (PR #150712)   Jun Wang via llvm-commits
• [llvm] [AMDGPU][MC] GFX9 - allow op_sel in v_interp_p2_f16 (PR #150712)   Jun Wang via llvm-commits
• [llvm] [AMDGPU][MC] GFX9 - allow op_sel in v_interp_p2_f16 (PR #150712)   Jun Wang via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   Justin Bogner via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   Justin Bogner via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   Justin Bogner via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   Justin Bogner via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   Justin Bogner via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Justin Bogner via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Justin Bogner via llvm-commits
• [llvm] [DirectX][NFC] Refactoring DirectX backend to not use `llvm::to_underlying` in switch cases. (PR #151032)   Justin Bogner via llvm-commits
• [llvm] [Inliner] Add option (default off) to inline all calls regardless of the cost (PR #152365)   Justin Fargnoli via llvm-commits
• [llvm] [NVPTX] Enhance `mul.wide` and `mad.wide` peepholes (PR #150477)   Justin Fargnoli via llvm-commits
• [clang] [llvm] [HLSL][DirectX] Fix `dot2add` DXIL operation to use float overload (PR #152781)   Kaitlin Peng via llvm-commits
• [clang] [llvm] [HLSL][DirectX] Fix `dot2add` DXIL operation to use float overload (PR #152781)   Kaitlin Peng via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Kaitlin Peng via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   Kaitlin Peng via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   Kane Wang via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   Kane Wang via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   Kane Wang via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   Kane Wang via llvm-commits
• [llvm] [Support] Make IsLittleEndianHost constexpr (NFC) (PR #153125)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Reduce memory allocation in SmallPtrSet::reserve() (PR #153126)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Simplify getFirstEl (NFC) (PR #153127)   Kazu Hirata via llvm-commits
• [llvm] [llvm-objdump] Remove unnecessary casts (NFC) (PR #153128)   Kazu Hirata via llvm-commits
• [llvm] [llvm] Proofread CMake.rst (PR #153129)   Kazu Hirata via llvm-commits
• [llvm] [Support] Make IsLittleEndianHost constexpr (NFC) (PR #153125)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Reduce memory allocation in SmallPtrSet::reserve() (PR #153126)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Simplify getFirstEl (NFC) (PR #153127)   Kazu Hirata via llvm-commits
• [llvm] [llvm-objdump] Remove unnecessary casts (NFC) (PR #153128)   Kazu Hirata via llvm-commits
• [llvm] [llvm] Proofread CMake.rst (PR #153129)   Kazu Hirata via llvm-commits
• [llvm] 0f77887 - [llvm-exegesis] Fix a warning   Kazu Hirata via llvm-commits
• [llvm] [ADT] Add `from_range` constructor for (Small)DenseMap (PR #153515)   Kazu Hirata via llvm-commits
• [llvm] 0923aaf - [llvm-c-test] Fix a warning   Kazu Hirata via llvm-commits
• [llvm] [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (PR #153757)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (PR #153757)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (PR #153757)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Use llvm::copy in SmallPtrSet.cpp (NFC) (PR #153930)   Kazu Hirata via llvm-commits
• [llvm] [ExecutionEngine] Remove unnecessary casts (NFC) (PR #153931)   Kazu Hirata via llvm-commits
• [llvm] [llvm] Proofread LangRef.rst (PR #153932)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Use llvm::copy in SmallPtrSet.cpp (NFC) (PR #153930)   Kazu Hirata via llvm-commits
• [llvm] [ExecutionEngine] Remove unnecessary casts (NFC) (PR #153931)   Kazu Hirata via llvm-commits
• [llvm] [llvm] Proofread LangRef.rst (PR #153932)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Use small_buckets() in SmallPtrSetImpl::remove_if (NFC) (PR #153962)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Use small_buckets() in SmallPtrSetImpl::remove_if (NFC) (PR #153962)   Kazu Hirata via llvm-commits
• [llvm] [Support] Remove an unnecessary cast (NFC) (PR #154048)   Kazu Hirata via llvm-commits
• [llvm] [RISCV] Remove an unnecessary cast (NFC) (PR #154049)   Kazu Hirata via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Use range-based for loops in SetVector (NFC) (PR #154058)   Kazu Hirata via llvm-commits
• [llvm] [llvm] Replace SmallSet with SmallPtrSet (NFC) (PR #154068)   Kazu Hirata via llvm-commits
• [llvm] [Support] Remove an unnecessary cast (NFC) (PR #154048)   Kazu Hirata via llvm-commits
• [llvm] [RISCV] Remove an unnecessary cast (NFC) (PR #154049)   Kazu Hirata via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   Kazu Hirata via llvm-commits
• [llvm] [ADT] Use range-based for loops in SetVector (NFC) (PR #154058)   Kazu Hirata via llvm-commits
• [llvm] [Offload] Disable failing check-offload checks (PR #149283)   Kenneth Benzie via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   Kerry McLaughlin via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   Kerry McLaughlin via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   Kerry McLaughlin via llvm-commits
• [clang] [flang] [llvm] [OpenMP] Add parser/semantic support for dyn_groupprivate clause (PR #152651)   Kevin Sala Penades via llvm-commits
• [llvm] Add LLVMGlobalAddDebugInfo to Core.cpp (PR #148747)   Kirill Stoimenov via llvm-commits
• [llvm] [AMDGPU] Eliminate unnecessary packing in wider f16 vectors for sdwa/opsel-able instruction (PR #137137)   Krzysztof Drewniak via llvm-commits
• [llvm] [SeparateConstOffsetFromGEP] propagate const offset through GEP chains (PR #143470)   Krzysztof Drewniak via llvm-commits
• [llvm] [AMDGPU] Mark workitem IDs uniform in more cases (PR #152581)   Krzysztof Drewniak via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Krzysztof Drewniak via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Krzysztof Drewniak via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Krzysztof Drewniak via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Krzysztof Drewniak via llvm-commits
• [llvm] [Frontend][OpenMP] Add definition of groupprivate directive (PR #153799)   Krzysztof Parzyszek via llvm-commits
• [llvm] Make VectorCombine Pass Alias Info (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Kyle Wang via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Kyungwoo Lee via llvm-commits
• [llvm] 07d3a73 - Revert "[CGData] Lazy loading support for stable function map (#151660)"   Kyungwoo Lee via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Kyungwoo Lee via llvm-commits
• [llvm] [RISCV] Add intrinsics for strided segment stores with fixed vectors (PR #152038)   LLVM Continuous Integration via llvm-commits
• [llvm] [GVN] Check IndirectBr in Predecessor Terminators (PR #151188)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   LLVM Continuous Integration via llvm-commits
• [llvm] AMDGPU: Handle multiple AGPR MFMA rewrites (PR #147975)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   LLVM Continuous Integration via llvm-commits
• [llvm] Reapply "[X86] Correct 32-bit immediate assertion and fix 64-bit lowering for huge frame offsets" (PR #152239)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #151989)   LLVM Continuous Integration via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   LLVM Continuous Integration via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   LLVM Continuous Integration via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   LLVM Continuous Integration via llvm-commits
• [llvm] [mlir] [OMPIRBuilder] Avoid invalid debug location. (PR #151306)   LLVM Continuous Integration via llvm-commits
• [clang] [llvm] [AVR] Only specify one legal int string in data layout (PR #153010)   LLVM Continuous Integration via llvm-commits
• [compiler-rt] [llvm] [asan] Fix misalignment of variables in fake stack frames (PR #152819)   LLVM Continuous Integration via llvm-commits
• [compiler-rt] [llvm] [asan] Fix misalignment of variables in fake stack frames (PR #152819)   LLVM Continuous Integration via llvm-commits
• [llvm] [PowerPC][CodeGen] Expand ISD::AssertNoFPClass for ppc_fp128 (PR #152357)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] [llvm][LICM] Limit multi-use BOAssociation to FP and Vector (PR #149829)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   LLVM Continuous Integration via llvm-commits
• [llvm] [ADT] Add `from_range` constructor for (Small)DenseMap (PR #153515)   LLVM Continuous Integration via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   LLVM Continuous Integration via llvm-commits
• [llvm] Add dependency on `ProfileData` from ScalarOpts (PR #153651)   LLVM Continuous Integration via llvm-commits
• [llvm] Add dependency on `ProfileData` from ScalarOpts (PR #153651)   LLVM Continuous Integration via llvm-commits
• [llvm] [JTS] Propagate profile info (PR #153305)   LLVM Continuous Integration via llvm-commits
• [llvm] [JTS] Propagate profile info (PR #153305)   LLVM Continuous Integration via llvm-commits
• [llvm] Add dependency on `ProfileData` from ScalarOpts (PR #153651)   LLVM Continuous Integration via llvm-commits
• [llvm] [RISCV][MoveMerge] Don't copy kill flag when moving past an instruction that reads the register. (PR #153644)   LLVM Continuous Integration via llvm-commits
• [llvm] [AMDGPU] Enable kernarg preload on gfx1250 (PR #153686)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   LLVM Continuous Integration via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   LLVM Continuous Integration via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   LLVM Continuous Integration via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   LLVM Continuous Integration via llvm-commits
• [llvm] [X86] select-smin-smax.ll - add i8/i16 test coverage (PR #153788)   LLVM Continuous Integration via llvm-commits
• [llvm] RuntimeLibcalls: Generate table of libcall name lengths (PR #153210)   LLVM Continuous Integration via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   LLVM Continuous Integration via llvm-commits
• [llvm] Revert "RuntimeLibcalls: Generate table of libcall name lengths (#153… (PR #153864)   LLVM Continuous Integration via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   LLVM Continuous Integration via llvm-commits
• [llvm] Revert "Remember LLVM_ENABLE_LIBCXX setting in installed configuration" (PR #153898)   LLVM Continuous Integration via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   LLVM Continuous Integration via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   LLVM Continuous Integration via llvm-commits
• [llvm] [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (PR #153757)   LLVM Continuous Integration via llvm-commits
• [llvm] [SSAUpdater] Only iterate blocks modified by CheckIfPHIMatches() in RecordMatchingPHIs() (PR #153596)   LLVM Continuous Integration via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   LLVM Continuous Integration via llvm-commits
• [llvm] [llvm] Proofread LangRef.rst (PR #153932)   LLVM Continuous Integration via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   LLVM Continuous Integration via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   LLVM Continuous Integration via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   LLVM Continuous Integration via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   LLVM Continuous Integration via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   LLVM Continuous Integration via llvm-commits
• [llvm] d2b3e86 - [gn build] Port 3d38a92c8a83   LLVM GN Syncbot via llvm-commits
• [llvm] 8c27d88 - [gn build] Port 2e9944a03e6b   LLVM GN Syncbot via llvm-commits
• [llvm] 47bc6ac - [gn build] Port d56fa965243b   LLVM GN Syncbot via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Add support for Load Instructions in subprocess execution mode (PR #144895)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Resolving "not all operands are initialized by snippet generator" (PR #142529)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Add support for Load Instructions in subprocess execution mode (PR #144895)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Add support for Load Instructions in subprocess execution mode (PR #144895)   Lakshay Kumar via llvm-commits
• [llvm] [llvm-exegesis] [AArch64] Add support for Load Instructions in subprocess execution mode (PR #144895)   Lakshay Kumar via llvm-commits
• [llvm] 88c993f - [ORC] Fix typo in comment. NFC.   Lang Hames via llvm-commits
• [llvm] 3bc3b4c - [ORC] Add cloneExternalModuleToContext API.   Lang Hames via llvm-commits
• [llvm] [ORC-RT] Initial check-in for a new, top-level ORC runtime project. (PR #113499)   Lang Hames via llvm-commits
• [llvm] [ORC-RT] Initial check-in for a new, top-level ORC runtime project. (PR #113499)   Lang Hames via llvm-commits
• [llvm] [ORC-RT] Initial check-in for a new, top-level ORC runtime project. (PR #113499)   Lang Hames via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   Leandro Lupori via llvm-commits
• [llvm] [llvm][LICM] Limit multi-use BOAssociation to FP and Vector (PR #149829)   Lewis Crawford via llvm-commits
• [llvm] [llvm][LICM] Limit multi-use BOAssociation to FP and Vector (PR #149829)   Lewis Crawford via llvm-commits
• [llvm] [CI][Github] Bump actions/checkout to v5.0.0 (PR #153340)   Louis Dionne via llvm-commits
• [clang] [llvm] Conditionalize use of POSIX features missing on WASI/WebAssembly (PR #92677)   Luca Versari via llvm-commits
• [llvm] AMDGPU: Handle multiple AGPR MFMA rewrites (PR #147975)   Lucas Ramirez via llvm-commits
• [llvm] AMDGPU: Handle multiple AGPR MFMA rewrites (PR #147975)   Lucas Ramirez via llvm-commits
• [llvm] AMDGPU: Handle multiple AGPR MFMA rewrites (PR #147975)   Lucas Ramirez via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Lucas Ramirez via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Lucas Ramirez via llvm-commits
• [llvm] [AMDGPU] Post-RA AGPR copy elimination pass (PR #153901)   Lucas Ramirez via llvm-commits
• [llvm] [AMDGPU] Post-RA AGPR copy elimination pass (PR #153901)   Lucas Ramirez via llvm-commits
• [clang] [lld] [llvm] [LLVM][WebAssembly] Implement branch hinting proposal (PR #146230)   Lukas Döllerer via llvm-commits
• [clang] [lld] [llvm] [LLVM][WebAssembly] Implement branch hinting proposal (PR #146230)   Lukas Döllerer via llvm-commits
• [llvm] [LV][EVL] More lit tests for interleaved access. nfc (PR #152959)   Luke Lau via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   Luke Lau via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Luke Lau via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Luke Lau via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Luke Lau via llvm-commits
• [llvm] [TTI] Remove hasActiveVectorLength hook. NFC (PR #152977)   Luke Lau via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Luke Lau via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Luke Lau via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   Luke Lau via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   Luke Lau via llvm-commits
• [llvm] [VPlan] Consolidate logic for narrow to single scalars (PR #151506)   Luke Lau via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   Luke Lau via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   Luke Lau via llvm-commits
• [llvm] [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (PR #152657)   Luke Lau via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   Luke Lau via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   Luke Lau via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   Luke Lau via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Luke Lau via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Luke Lau via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Materialize VF and VFxUF using VPInstructions. (PR #152879)   Luke Lau via llvm-commits
• [llvm] [VPlan] Enforce that there is only ever one header mask. NFC (PR #152489)   Luke Lau via llvm-commits
• [llvm] [VPlan] Enforce that there is only ever one header mask. NFC (PR #152489)   Luke Lau via llvm-commits
• [llvm] [TTI] Remove hasActiveVectorLength hook. NFC (PR #152977)   Luke Lau via llvm-commits
• [llvm] [VPlan] EVL transform VPVectorEndPointerRecipe alongisde load/store recipes. NFC (PR #152542)   Luke Lau via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   Luke Lau via llvm-commits
• [llvm] [VP][RISCV] Add a vp.load.ff intrinsic for fault only first load. (PR #128593)   Luke Lau via llvm-commits
• [llvm] [VP][RISCV] Add a vp.load.ff intrinsic for fault only first load. (PR #128593)   Luke Lau via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc, expand memcmp for 16 byte loads with simd128 (PR #149461)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc, expand memcmp for 16 byte loads with simd128 (PR #149461)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc, expand memcmp for 16 byte loads with simd128 (PR #149461)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc, expand memcmp for 16 byte loads with simd128 (PR #149461)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Legalize i128 to v16i8 for setcc, expand memcmp for 16 byte loads with simd128 (PR #149461)   Luke Lau via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   Luke Lau via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   Luke Lau via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   Luke Lau via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   Luke Lau via llvm-commits
• [llvm] [VPlan] Get Addr computation cost with scalar type if it is uniform for gather/scatter. (PR #150371)   Luke Lau via llvm-commits
• [llvm] [VPlan] Use parameter packs to avoid unary/binary/ternary matchers. NFC (PR #152272)   Luke Lau via llvm-commits
• [llvm] [VPlan] Use parameter packs to avoid unary/binary/ternary matchers. NFC (PR #152272)   Luke Lau via llvm-commits
• [llvm] [TTI] Add cost kind to getAddressComputationCost(). NFC. (PR #153342)   Luke Lau via llvm-commits
• [llvm] [VPlan] Use parameter packs to avoid unary/binary/ternary matchers. NFC (PR #152272)   Luke Lau via llvm-commits
• [llvm] [VPlan] Use parameter packs to avoid unary/binary/ternary matchers. NFC (PR #152272)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (PR #149461)   Luke Lau via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Luke Lau via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Luke Lau via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Luke Lau via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Luke Lau via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Luke Lau via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Luke Lau via llvm-commits
• [llvm] [RISCV] Add a release note about tail folding being enabled. NFC (PR #153535)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Luke Lau via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Reapply #149619 (PR #153070)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Reapply #149619 (PR #153070)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Reapply #149619 (PR #153070)   Luke Lau via llvm-commits
• [llvm] Reapply "[WebAssembly] Constant fold wasm.dot" (PR #153070)   Luke Lau via llvm-commits
• [llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)   Luke Lau via llvm-commits
• [llvm] [RISCV] Add TSFlag for reading past VL behaviour. NFCI (PR #149704)   Luke Lau via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Luke Lau via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Luke Lau via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Luke Lau via llvm-commits
• [llvm] [RISCV] Optimize the spill/reload of segment registers (PR #153184)   Luke Lau via llvm-commits
• [llvm] [RISCV] Optimize the spill/reload of segment registers (PR #153184)   Luke Lau via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Luke Lau via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Luke Lau via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Luke Lau via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   Luke Lau via llvm-commits
• [llvm] [RISCV] Optimize the spill/reload of segment registers (PR #153184)   Luke Lau via llvm-commits
• [llvm] [RISCV] Optimize the spill/reload of segment registers (PR #153184)   Luke Lau via llvm-commits
• [llvm] [VPlan] Fold common edges away in convertPhisToBlends (PR #150368)   Luke Lau via llvm-commits
• [llvm] [VPlan] Fold common edges away in convertPhisToBlends (PR #150368)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Reapply #153360 with correct CondCode in combine of SETCC (PR #153703)   Luke Lau via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   Luke Lau via llvm-commits
• [llvm] [RISCV] Add a release note about tail folding being enabled. NFC (PR #153535)   Luke Lau via llvm-commits
• [llvm] [RISCV] Add a release note about tail folding being enabled. NFC (PR #153535)   Luke Lau via llvm-commits
• [llvm] [RISCV] Add a release note about tail folding being enabled. NFC (PR #153535)   Luke Lau via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Luke Lau via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Luke Lau via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Luke Lau via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   Luke Lau via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   Luke Lau via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   Luke Lau via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   Luke Lau via llvm-commits
• [llvm] [VectorCombine] Apply InstSimplify in scalarizeOpOrCmp to avoid infinite loop (PR #153069)   Luke Lau via llvm-commits
• [llvm] [LegalizeTypes][VP] Teach isVPBinaryOp to recognize vp.sadd/saddu/ssub/ssubu.sat (PR #154047)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Luke Lau via llvm-commits
• [llvm] [WebAssembly] Add support for avgr_u in loops (PR #153252)   Luke Lau via llvm-commits
• [llvm] [RISCV] Remove ST->hasVInstructions() from getIntrinsicInstrCost for cttz/ctlz/ctpop. NFC. (PR #154064)   Luke Lau via llvm-commits
• [llvm] [VPlan] Don't fold live ins with both scalar and vector operands (PR #154067)   Luke Lau via llvm-commits
• [llvm] [VPlan] Don't fold live ins with both scalar and vector operands (PR #154067)   Luke Lau via llvm-commits
• [llvm] [VPlan] Don't fold live ins with both scalar and vector operands (PR #154067)   Luke Lau via llvm-commits
• [llvm] [LoopPeel] Add new option to peeling loops to make PHIs into IVs (PR #121104)   Madhur Amilkanthwar via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Madhur Amilkanthwar via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Madhur Amilkanthwar via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Madhur Amilkanthwar via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Madhur Amilkanthwar via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Madhur Amilkanthwar via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Madhur Amilkanthwar via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Madhur Amilkanthwar via llvm-commits
• [llvm] [BOLT] Fix debug line emission for functions in multiple compilation units (PR #151230)   Maksim Panchenko via llvm-commits
• [llvm] [BOLT] Do not use HLT as split point when build the CFG (PR #150963)   Maksim Panchenko via llvm-commits
• [compiler-rt] [libFuzzer] always install signal handler with SA_ONSTACK (PR #147422)   Mariusz Borsa via llvm-commits
• [compiler-rt] [Sanitizers][Test] XFAIL array cookie tests on arm (PR #154031)   Mariusz Borsa via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   Mark Zhuang via llvm-commits
• [llvm] [LLVM][Coverage][Unittest] Fix dangling reference in unittest (PR #147118)   Martin Storsjö via llvm-commits
• [llvm] Revert "[CI] Make email check workflow fail when author's email is private in Github UI" (PR #149186)   Martin Storsjö via llvm-commits
• [llvm] [ARM] Protect against odd sized vectors in isVTRNMask and friends (PR #153413)   Martin Storsjö via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Martin Storsjö via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Martin Storsjö via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Martin Storsjö via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   Martin Storsjö via llvm-commits
• [llvm] [CMake] Add root CMakeLists.txt to allow direct CMake execution from root (PR #152753)   Martin Storsjö via llvm-commits
• [llvm] [CMake] Add root CMakeLists.txt to allow direct CMake execution from root (PR #152753)   Matheus Izvekov via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Matt Arsenault via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Matt Arsenault via llvm-commits
• [llvm] [Offload] Introduce ATTACH map-type support for pointer attachment. (PR #149036)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][GISel] Add inbounds flag to FLAT GISel tests (PR #153000)   Matt Arsenault via llvm-commits
• [llvm] [AArch64] Fix stp kill when merging forward. (PR #152994)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Handle multiple AGPR MFMA rewrites (PR #147975)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Handle multiple AGPR MFMA rewrites (PR #147975)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Handle rewriting non-tied MFMA to AGPR form (PR #153015)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Handle rewriting non-tied MFMA to AGPR form (PR #153015)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Handle rewriting non-tied MFMA to AGPR form (PR #153015)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Ignore inactive VGPRs in .vgpr_count (PR #149052)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Move exception call config to tablegen (PR #151948)   Matt Arsenault via llvm-commits
• [llvm] PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (PR #129744)   Matt Arsenault via llvm-commits
• [llvm] PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (PR #129744)   Matt Arsenault via llvm-commits
• [llvm] PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (PR #129744)   Matt Arsenault via llvm-commits
• [llvm] PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (PR #129744)   Matt Arsenault via llvm-commits
• [llvm] [Test] Add and update tests for `lrint`/`llrint` (NFC) (PR #152662)   Matt Arsenault via llvm-commits
• [llvm] [Test] Add and update tests for `lrint`/`llrint` (NFC) (PR #152662)   Matt Arsenault via llvm-commits
• [llvm] [Test] Add and update tests for `lrint`/`llrint` (NFC) (PR #152662)   Matt Arsenault via llvm-commits
• [llvm] [Test] Add and update tests for `lrint`/`llrint` (NFC) (PR #152662)   Matt Arsenault via llvm-commits
• [llvm] [Test] Add and update tests for `lrint`/`llrint` (NFC) (PR #152662)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Fixed llvm-debuginfo-analyzer for AMDGPU. (PR #145125)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Fixed llvm-debuginfo-analyzer for AMDGPU. (PR #145125)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Fixed llvm-debuginfo-analyzer for AMDGPU. (PR #145125)   Matt Arsenault via llvm-commits
• [llvm] AArch64: Remove int128 compiler-rt calls from arm64ec renames (PR #153124)   Matt Arsenault via llvm-commits
• [llvm] AArch64: Remove int128 compiler-rt calls from arm64ec renames (PR #153124)   Matt Arsenault via llvm-commits
• [llvm] AArch64: Remove int128 compiler-rt calls from arm64ec renames (PR #153124)   Matt Arsenault via llvm-commits
• [llvm] [Support] Make IsLittleEndianHost constexpr (NFC) (PR #153125)   Matt Arsenault via llvm-commits
• [llvm] [llvm-objdump] Remove unnecessary casts (NFC) (PR #153128)   Matt Arsenault via llvm-commits
• [llvm] [ADT] Simplify getFirstEl (NFC) (PR #153127)   Matt Arsenault via llvm-commits
• [llvm] [SelectionDAG] Add `f16` soft promotion for `lrint` and `lround` (PR #152684)   Matt Arsenault via llvm-commits
• [llvm] [SelectionDAG] Add `f16` soft promotion for `lrint` and `lround` (PR #152684)   Matt Arsenault via llvm-commits
• [llvm] [SelectionDAG] Add `f16` soft promotion for `lrint` and `lround` (PR #152684)   Matt Arsenault via llvm-commits
• [llvm] [llvm] Proofread CMake.rst (PR #153129)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Change default loop alignment for GFX9 and higher targets (PR #153065)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Change default loop alignment for GFX9 and higher targets (PR #153065)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Change default loop alignment for GFX9 and higher targets (PR #153065)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Change default loop alignment for GFX9 and higher targets (PR #153065)   Matt Arsenault via llvm-commits
• [clang] [llvm] [CodeGen] Fix VNInfo mapping in LiveRange::assign (PR #148790)   Matt Arsenault via llvm-commits
• [clang] [llvm] [CodeGen] Fix VNInfo mapping in LiveRange::assign (PR #148790)   Matt Arsenault via llvm-commits
• [clang] [llvm] [CodeGen] Fix VNInfo mapping in LiveRange::assign (PR #148790)   Matt Arsenault via llvm-commits
• [llvm] [RISCV][GISel][NFC] Add MIR legalizer tests for G_UADDE (rv32 & rv64) (PR #152827)   Matt Arsenault via llvm-commits
• [llvm] [RISCV][GISel][NFC] Add MIR legalizer tests for G_UADDE (rv32 & rv64) (PR #152827)   Matt Arsenault via llvm-commits
• [llvm] [RISCV][GISel][NFC] Add MIR legalizer tests for G_UADDE (rv32 & rv64) (PR #152827)   Matt Arsenault via llvm-commits
• [llvm] [RISCV][GISel][NFC] Add MIR legalizer tests for G_UADDE (rv32 & rv64) (PR #152827)   Matt Arsenault via llvm-commits
• [llvm] [Attributor] Propagate alignment through ptrmask (PR #150158)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Drop duplicated field HasMatrixReuse. NFCI. (PR #153467)   Matt Arsenault via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Matt Arsenault via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Matt Arsenault via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Matt Arsenault via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Matt Arsenault via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Matt Arsenault via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Matt Arsenault via llvm-commits
• [llvm] [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (PR #153485)   Matt Arsenault via llvm-commits
• [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Matt Arsenault via llvm-commits
• [llvm] [SeparateConstOffsetFromGEP] Decompose constant xor operand if possible (PR #150438)   Matt Arsenault via llvm-commits
• [llvm] [SeparateConstOffsetFromGEP] Decompose constant xor operand if possible (PR #150438)   Matt Arsenault via llvm-commits
• [llvm] [SeparateConstOffsetFromGEP] Decompose constant xor operand if possible (PR #150438)   Matt Arsenault via llvm-commits
• [llvm] [SeparateConstOffsetFromGEP] Decompose constant xor operand if possible (PR #150438)   Matt Arsenault via llvm-commits
• [llvm] [SeparateConstOffsetFromGEP] Decompose constant xor operand if possible (PR #150438)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move calling conv config to RuntimeLibcalls (PR #152065)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move more aeabi libcall config into tablegen (PR #152109)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move more aeabi libcall config into tablegen (PR #152109)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] A SCHED_BARRIER in a bundle should not prevent other SCHED_BARRIERs to be considered (PR #152627)   Matt Arsenault via llvm-commits
• [llvm] [ADT] Add `from_range` constructor for (Small)DenseMap (PR #153515)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Preserve post dominator tree through SILowerControlFlow (PR #153528)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move more aeabi libcall config into tablegen (PR #152109)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move more aeabi libcall config into tablegen (PR #152109)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move half convert libcall config to tablegen (PR #153389)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move half convert libcall config to tablegen (PR #153389)   Matt Arsenault via llvm-commits
• [llvm] [AArch64][GlobalISel] Mark G_BR as always legal. NFC (PR #153545)   Matt Arsenault via llvm-commits
• [llvm] [BranchFolding] Avoid moving blocks to fall through to an indirect target (PR #152916)   Matt Arsenault via llvm-commits
• [llvm] [BranchFolding] Avoid moving blocks to fall through to an indirect target (PR #152916)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Delete AMDGPU Unify Metadata pass (PR #153548)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Delete AMDGPU Unify Metadata pass (PR #153548)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][FixIrreducible][UnifyLoopExits] Support callbr with inline-asm (PR #149308)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move half convert libcall config to tablegen (PR #153389)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   Matt Arsenault via llvm-commits
• [llvm] ARM: Move gnu half convert calling conv config into tablegen (PR #153394)   Matt Arsenault via llvm-commits
• [llvm] ARM: Remove remaining half convert libcall config into tablegen (PR #153408)   Matt Arsenault via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   Matt Arsenault via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   Matt Arsenault via llvm-commits
• [llvm] [ARM] Fix after #153394 (PR #153561)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Matt Arsenault via llvm-commits
• [llvm] [AArch64][GlobalISel] Mark G_BR as always legal. NFC (PR #153545)   Matt Arsenault via llvm-commits
• [llvm] ARM: Remove remaining half convert libcall config into tablegen (PR #153408)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Move exception call config to tablegen (PR #151948)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] [RegAllocFast] Don't align stack slots if the stack can't be realigned (PR #153682)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Fix the comment wrt SSrc_* RCs. NFC. (PR #153711)   Matt Arsenault via llvm-commits
• [clang] [llvm] [AMDGPU] Error out in clang if wavefront64 is used on gfx1250 (PR #153693)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit statically generated hash function for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit statically generated hash table for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Return StringRef for libcall names (PR #153209)   Matt Arsenault via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Matt Arsenault via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Return StringRef for libcall names (PR #153209)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Delete amdgpu-unify-metadata in optdriver.cpp (PR #153717)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Return StringRef for libcall names (PR #153209)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Return StringRef for libcall names (PR #153209)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Generate table of libcall name lengths (PR #153210)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Generate table of libcall name lengths (PR #153210)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Handle rewriting non-tied MFMA to AGPR form (PR #153015)   Matt Arsenault via llvm-commits
• [llvm] [Mips] Fix wrong qNaN encoding when -mnan=legacy (PR #153777)   Matt Arsenault via llvm-commits
• [llvm] [GlobalISel] Add a fadd 0.0 combine with nsz (PR #153748)   Matt Arsenault via llvm-commits
• [llvm] [GlobalISel] Add a fadd 0.0 combine with nsz (PR #153748)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Generate table of libcall name lengths (PR #153210)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Generate table of libcall name lengths (PR #153210)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Fix building hash table with duplicate entries (PR #153801)   Matt Arsenault via llvm-commits
• [llvm] [Inliner] Add option (default off) to inline all calls regardless of the cost (PR #152365)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Post-RA AGPR copy elimination pass (PR #153901)   Matt Arsenault via llvm-commits
• [llvm] [NFC] RuntimeLibcalls: Prefix the impls with 'Impl_' and use an enum class (PR #153850)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Matt Arsenault via llvm-commits
• [llvm] 3e5d8a1 - Reapply "RuntimeLibcalls: Generate table of libcall name lengths (#153… (#153864)   Matt Arsenault via llvm-commits
• [llvm] ARM: Remove remaining half convert libcall config into tablegen (PR #153408)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Matt Arsenault via llvm-commits
• [clang] [llvm] [Dwarf] Support heterogeneous DW_{OP,AT}s needed for AMDGPU CFI (PR #153883)   Matt Arsenault via llvm-commits
• [clang] [llvm] [Dwarf] Support heterogeneous DW_{OP,AT}s needed for AMDGPU CFI (PR #153883)   Matt Arsenault via llvm-commits
• [clang] [llvm] [Dwarf] Support heterogeneous DW_{OP,AT}s needed for AMDGPU CFI (PR #153883)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Fix crash in rewrite AGPR copy MFMA pass on dead valnos (PR #153915)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Fix crash in rewrite AGPR copy MFMA pass on dead valnos (PR #153915)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Fix crash in rewrite AGPR copy MFMA pass on dead valnos (PR #153915)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] use vgpr16 for zext patterns (PR #153894)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] AMDGPU: Fix crash in rewrite AGPR copy MFMA pass on dead valnos (PR #153915)   Matt Arsenault via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Matt Arsenault via llvm-commits
• [llvm] 0b1b567 - RuntimeLibcalls: Temporarily disable benchmark depending on llvm-nm   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Use get_host_tool_path for executables used in benchmark (PR #153955)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Use get_host_tool_path for executables used in benchmark (PR #153955)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Use get_host_tool_path for executables used in benchmark (PR #153955)   Matt Arsenault via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Use get_host_tool_path for executables used in benchmark (PR #153955)   Matt Arsenault via llvm-commits
• [llvm] RuntimeLibcalls: Add bitset for available libcalls (PR #150869)   Matt Arsenault via llvm-commits
• [llvm] MSP430: Move __mspabi_mpyll calling conv config to tablegen (PR #153988)   Matt Arsenault via llvm-commits
• [llvm] MSP430: Move __mspabi_mpyll calling conv config to tablegen (PR #153988)   Matt Arsenault via llvm-commits
• [llvm] MSP430: Move __mspabi_mpyll calling conv config to tablegen (PR #153988)   Matt Arsenault via llvm-commits
• [llvm] [Mips] Fix atomic min/max generate mips4 instructions when compiling for mips2 (PR #149983)   Matt Arsenault via llvm-commits
• [llvm] DAG: Remove unnecessary getPointerTy call (PR #154055)   Matt Arsenault via llvm-commits
• [llvm] DAG: Remove unnecessary getPointerTy call (PR #154055)   Matt Arsenault via llvm-commits
• [llvm] DAG: Remove unnecessary getPointerTy call (PR #154055)   Matt Arsenault via llvm-commits
• [llvm] [ADT] Use range-based for loops in SetVector (NFC) (PR #154058)   Matt Arsenault via llvm-commits
• [clang] [llvm] Conditionalize use of POSIX features missing on WASI/WebAssembly (PR #92677)   Max Desiatov via llvm-commits
• [llvm] [mlir] [MLIR] Update GreedyRewriter to use the LDBG() debug log mechanism (NFC) (PR #153961)   Mehdi Amini via llvm-commits
• [llvm] [mlir] [MLIR] Update GreedyRewriter to use the LDBG() debug log mechanism (NFC) (PR #153961)   Mehdi Amini via llvm-commits
• [llvm] [mlir] [MLIR] Update GreedyRewriter to use the LDBG() debug log mechanism (NFC) (PR #153961)   Mehdi Amini via llvm-commits
• [llvm] [mlir] [MLIR] Update GreedyRewriter to use the LDBG() debug log mechanism (NFC) (PR #153961)   Mehdi Amini via llvm-commits
• [llvm] [mlir] [MLIR] Update GreedyRewriter to use the LDBG() debug log mechanism (NFC) (PR #153961)   Mehdi Amini via llvm-commits
• [llvm] [VPlan] Consider address computation cost in VPInterleaveRecipe. (PR #148808)   Mel Chen via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [IA][RISCV] Recognize deinterleaved loads that could lower to strided segmented loads (PR #151612)   Mel Chen via llvm-commits
• [llvm] [VPlan] Extract reverse operation for reverse accesses (PR #146525)   Mel Chen via llvm-commits
• [llvm] [VPlan] Extract reverse operation for reverse accesses (PR #146525)   Mel Chen via llvm-commits
• [llvm] [VPlan] Extract reverse operation for reverse accesses (PR #146525)   Mel Chen via llvm-commits
• [llvm] [VPlan] Extract reverse operation for reverse accesses (PR #146525)   Mel Chen via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   Mel Chen via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Support interleaved access with tail folding by EVL (PR #152070)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Add dead EVL mask into ToErase for consistency. nfc (PR #153761)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Simplify EVL recipe transformation by using a single EVL mask. nfc (PR #152479)   Mel Chen via llvm-commits
• [llvm] [LV][EVL] Add dead EVL mask into ToErase for consistency. nfc (PR #153761)   Mel Chen via llvm-commits
• [llvm] [LoopDist] Add some runtime checks for cross partition loads (PR #145623)   Michael Berg via llvm-commits
• [llvm] [LoopDist] Consider reads and writes together for runtime checks (PR #145623)   Michael Berg via llvm-commits
• [llvm] [LoopDist] Add metadata for checking post process state of distribute… (PR #153902)   Michael Berg via llvm-commits
• [llvm] [LoopDist] Add metadata for checking post process state of distribute… (PR #153902)   Michael Berg via llvm-commits
• [llvm] [LoopDist] Add metadata for checking post process state of distribute… (PR #153902)   Michael Berg via llvm-commits
• [clang] [libcxxabi] [lldb] [llvm] [lldb][Expression] Add structor variant to LLDB's function call labels (PR #149827)   Michael Buch via llvm-commits
• [clang] [libcxxabi] [lldb] [llvm] [lldb][Expression] Add structor variant to LLDB's function call labels (PR #149827)   Michael Buch via llvm-commits
• [clang] [libcxxabi] [lldb] [llvm] [lldb][Expression] Add structor variant to LLDB's function call labels (PR #149827)   Michael Buch via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   Michael Jones via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   Michael Jones via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   Michael Jones via llvm-commits
• [llvm] [offload][openMP] Add omp_get_device_ptr_if_present api to offload (PR #153146)   Michael Klemm via llvm-commits
• [llvm] [offload][openMP] Add omp_get_device_ptr_if_present api to offload (PR #153146)   Michael Klemm via llvm-commits
• [llvm] [offload][openMP] Add omp_get_device_ptr_if_present api to offload (PR #153146)   Michael Klemm via llvm-commits
• [flang] [llvm] [flang-rt] Add APIs to retrive base_addr and DataSizeInBytes from Descriptor. (PR #152756)   Michael Klemm via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   Michael Kruse via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   Michael Kruse via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   Michael Kruse via llvm-commits
• [llvm] [DA] Extract duplicated logic from gcdMIVtest (PR #152688)   Michael Kruse via llvm-commits
• [llvm] [DA] Extract duplicated logic from exactSIVtest and exactRDIVtest (NFC) (PR #152712)   Michael Kruse via llvm-commits
• [llvm] [DA] Extract duplicated logic from exactSIVtest and exactRDIVtest (NFC) (PR #152712)   Michael Kruse via llvm-commits
• [llvm] [DA] Extract duplicated logic from exactSIVtest and exactRDIVtest (NFC) (PR #152712)   Michael Kruse via llvm-commits
• [llvm] [DA] Extract duplicated logic from exactSIVtest and exactRDIVtest (NFC) (PR #152712)   Michael Kruse via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   Michael Kruse via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Michael Kruse via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   Michael Kruse via llvm-commits
• [llvm] [LoopDist] Add some runtime checks for cross partition loads (PR #145623)   Michael Kruse via llvm-commits
• [llvm] [LoopDist] Add some runtime checks for cross partition loads (PR #145623)   Michael Kruse via llvm-commits
• [llvm] [mlir] [Offload] Add oneInterationPerThread param to loop device RTL (PR #151959)   Michael Kruse via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #153048)   Michał Górny via llvm-commits
• [llvm] [openmp] [OpenMP] Change build of OpenMP device runtime to be a separate runtime (PR #136729)   Michał Górny via llvm-commits
• [llvm] Add LLVMGlobalAddDebugInfo to Core.cpp (PR #148747)   Mikael Holmén via llvm-commits
• [llvm] [SLP] Fix cost estimation of external uses with wrong VF (PR #148185)   Mikael Holmén via llvm-commits
• [llvm] [SLP] Fix cost estimation of external uses with wrong VF (PR #148185)   Mikael Holmén via llvm-commits
• [llvm] Add LLVMGlobalAddDebugInfo to Core.cpp (PR #148747)   Mikael Holmén via llvm-commits
• [llvm] Add LLVMGlobalAddDebugInfo to Core.cpp (PR #148747)   Mikael Holmén via llvm-commits
• [llvm] [SLPVectorizer][NFC] Avoid calling `calculateRtStride` twice. (PR #152359)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer][NFC] Avoid calling `calculateRtStride` twice. (PR #152359)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] [SLPVectorizer] Widen strided loads. (PR #153074)   Mikhail Gudim via llvm-commits
• [llvm] d7c7fbd - Pre-commit tests for PR adding more instruction to the vlopt pass   Mikhail R. Gadelha via llvm-commits
• [llvm] [IA][RISCV] Recognizing gap masks assembled from bitwise AND (PR #153324)   Min-Yih Hsu via llvm-commits
• [llvm] [IA][RISCV] Recognizing gap masks assembled from bitwise AND (PR #153324)   Min-Yih Hsu via llvm-commits
• [llvm] [IA][RISCV] Recognizing gap masks assembled from bitwise AND (PR #153324)   Min-Yih Hsu via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Min-Yih Hsu via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Min-Yih Hsu via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Min-Yih Hsu via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Min-Yih Hsu via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Min-Yih Hsu via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Min-Yih Hsu via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Min-Yih Hsu via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Min-Yih Hsu via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Min-Yih Hsu via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Min-Yih Hsu via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Min-Yih Hsu via llvm-commits
• [llvm] 0f64ec8 - [RISCV][NFC] Make the pointer in the test case for #153709 non-null   Min-Yih Hsu via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   Min-Yih Hsu via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Min-Yih Hsu via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   Min-Yih Hsu via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   Min-Yih Hsu via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   Min-Yih Hsu via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   Min-Yih Hsu via llvm-commits
• [llvm] [X86] Add RCU for Skylake Models (PR #153832)   Min-Yih Hsu via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Min-Yih Hsu via llvm-commits
• [llvm] [GISel] Funnel shift combiner port from SelectionDAG ISel to GlobalISel (PR #135132)   Min-Yih Hsu via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   Min-Yih Hsu via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   Min-Yih Hsu via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   Min-Yih Hsu via llvm-commits
• [llvm] [SSAUpdater] Only iterate blocks modified by CheckIfPHIMatches() in ordMatchingPHIs() (PR #153596)   Mingjie Xu via llvm-commits
• [llvm] [SSAUpdater] Only iterate blocks modified by CheckIfPHIMatches() in RecordMatchingPHIs() (PR #153596)   Mingjie Xu via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mingming Liu via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mingming Liu via llvm-commits
• [llvm] [licm] clone metadata when hoisting conditional branch (PR #152232)   Mircea Trofin via llvm-commits
• [llvm] [licm] clone metadata when hoisting conditional branch (PR #152232)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Propagate profile info (PR #153305)   Mircea Trofin via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Propagate profile info (PR #153305)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Propagate profile info (PR #153305)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Drop unused `Module` parameter in `setProfMetadata` (PR #153733)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Drop unused `Module` parameter in `setProfMetadata` (PR #153733)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Drop unused `Module` parameter in `setProfMetadata` (PR #153733)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Drop unused `Module` parameter in `setProfMetadata` (PR #153733)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] Fix after #153735 (PR #153749)   Mircea Trofin via llvm-commits
• [llvm] Fix after #153735 (PR #153749)   Mircea Trofin via llvm-commits
• [llvm] Fix after #153735 (PR #153749)   Mircea Trofin via llvm-commits
• [llvm] Fix after #153735 (PR #153749)   Mircea Trofin via llvm-commits
• [llvm] Fix after #153735 (PR #153749)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] Use `uint32_t` rather than `unsigned` in `downscaleWeights` (PR #153750)   Mircea Trofin via llvm-commits
• [llvm] Use `uint32_t` rather than `unsigned` in `downscaleWeights` (PR #153750)   Mircea Trofin via llvm-commits
• [llvm] Use `uint32_t` rather than `unsigned` in `downscaleWeights` (PR #153750)   Mircea Trofin via llvm-commits
• [llvm] Use `uint32_t` rather than `unsigned` in `downscaleWeights` (PR #153750)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [Inliner] Report inlining decision before deleting Callee contents (PR #153616)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [JTS] Use common branch weight downscaling (PR #153738)   Mircea Trofin via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Mircea Trofin via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Mircea Trofin via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Mircea Trofin via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Mircea Trofin via llvm-commits
• [libc] [llvm] [libc][math] Refactor cosf implementation to header-only in src/__support/math folder. (PR #152069)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor cosf implementation to header-only in src/__support/math folder. (PR #152069)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor cosf implementation to header-only in src/__support/math folder. (PR #152069)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor cosf16 implementation to header-only in src/__support/math folder. (PR #152871)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor cosf16 implementation to header-only in src/__support/math folder. (PR #152871)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf implementation to header-only in src/__support/math folder. (PR #153427)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf implementation to header-only in src/__support/math folder. (PR #153427)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf implementation to header-only in src/__support/math folder. (PR #153427)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf implementation to header-only in src/__support/math folder. (PR #153427)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf16 implementation to header-only in src/__support/math folder. (PR #153582)   Muhammad Bassiouni via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf16 implementation to header-only in src/__support/math folder. (PR #153582)   Muhammad Bassiouni via llvm-commits
• [llvm] [Github] Remove call to llvm-project-tests.yml from spirv-tests.yml (PR #153869)   Natalie Chouinard via llvm-commits
• [llvm] [SPIRV] Create a new OpSelect selector and fix register types. (PR #152311)   Nathan Gauër via llvm-commits
• [llvm] [SPIRV] Create a new OpSelect selector and fix register types. (PR #152311)   Nathan Gauër via llvm-commits
• [llvm] [SPIRV] Lower G_FMINIMUMNUM/G_FMAXIMUMNUM to OpenCL extended inst fmin/fmax (PR #153550)   Nathan Gauër via llvm-commits
• [llvm] AMDGPU: Track AGPR pressure (PR #150288)   Nicholas Baron via llvm-commits
• [llvm] AMDGPU: Track AGPR pressure (PR #150288)   Nicholas Baron via llvm-commits
• [llvm] 76f1c7a - [gn] port dda996b875bc (CAS)   Nico Weber via llvm-commits
• [llvm] d25eddd - [gn] port a02444fb69e6 (OutOfProcessInterpreterTests.cpp revert)   Nico Weber via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Nico Weber via llvm-commits
• [llvm] [PredicateInfo] Use bitcast instead of ssa.copy (PR #151174)   Nikita Popov via llvm-commits
• [llvm] [GVN] Check IndirectBr in Predecessor Terminators (PR #151188)   Nikita Popov via llvm-commits
• [llvm] [GVN] Check IndirectBr in Predecessor Terminators (PR #151188)   Nikita Popov via llvm-commits
• [llvm] [GVN] Check IndirectBr in Predecessor Terminators (PR #151188)   Nikita Popov via llvm-commits
• [llvm] Revert "[PatternMatch] Add `m_[Shift]OrSelf` matchers." (PR #152953)   Nikita Popov via llvm-commits
• [llvm] [InstCombine] Add additional known bits info for self multiply (PR #151202)   Nikita Popov via llvm-commits
• [llvm] [PredicateInfo] Handle trunc nuw i1 condition. (PR #152988)   Nikita Popov via llvm-commits
• [llvm] [CoroSplit] Remove lifetime marker checks for subranges of allocas (PR #152886)   Nikita Popov via llvm-commits
• [llvm] [CoroSplit] Remove lifetime marker checks for subranges of allocas (PR #152886)   Nikita Popov via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Nikita Popov via llvm-commits
• [llvm] 9573124 - [SCCP] Generate test checks (NFC)   Nikita Popov via llvm-commits
• [llvm] ccd35e5 - [SCCP] Add common prefix in test (NFC)   Nikita Popov via llvm-commits
• [llvm] [SCCP] Enable PredicateInfo for non-interprocedural SCCP (PR #153003)   Nikita Popov via llvm-commits
• [llvm] [SCCP] Enable PredicateInfo for non-interprocedural SCCP (PR #153003)   Nikita Popov via llvm-commits
• [clang] [llvm] [AVR] Only specify one legal int string in data layout (PR #153010)   Nikita Popov via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Nikita Popov via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Nikita Popov via llvm-commits
• [llvm] [LLVM][IR] Switch from manual pointer incrementation to function in Lexer (PR #152103)   Nikita Popov via llvm-commits
• [llvm] [LLVM][IR] Switch from manual pointer incrementation to function in Lexer (PR #152103)   Nikita Popov via llvm-commits
• [llvm] [LLVM][IR] Switch from manual pointer incrementation to function in Lexer (PR #152103)   Nikita Popov via llvm-commits
• [llvm] [InstCombine] Remove checks for -1 and 0 in saturated unsigned add (NFC) (PR #153047)   Nikita Popov via llvm-commits
• [llvm] [LoopStrengthReduce] Mitigation of issues introduced by compilation time optimization in SolveRecurse. (PR #147588)   Nikita Popov via llvm-commits
• [llvm] [LoopStrengthReduce] Mitigation of issues introduced by compilation time optimization in SolveRecurse. (PR #147588)   Nikita Popov via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Nikita Popov via llvm-commits
• [llvm] ab323eb - [SCCP][PredicateInfo] Do not predicate argument of lifetime intrinsic   Nikita Popov via llvm-commits
• [llvm] 9d96d01 - [IR] Add offset stripping test with mixed const/variable offsets (NFC)   Nikita Popov via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Nikita Popov via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Nikita Popov via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Nikita Popov via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Nikita Popov via llvm-commits
• [llvm] [PGO] Add llvm.loop.estimated_trip_count metadata (PR #152775)   Nikita Popov via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Nikita Popov via llvm-commits
• [llvm] d1952ba - [CodeGen] Remove unnecessary setTypeListBeforeSoften() parameter (NFC)   Nikita Popov via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   Nikita Popov via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   Nikita Popov via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   Nikita Popov via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   Nikita Popov via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Nikita Popov via llvm-commits
• [llvm] Add LLVMGlobalAddDebugInfo to Core.cpp (PR #148747)   Nikita Popov via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   Nikita Popov via llvm-commits
• [llvm] 16ad202 - [TargetLowering] Store Context in variable (NFC)   Nikita Popov via llvm-commits
• [llvm] [InstCombine] Make strlen optimization more resilient to different gep types. (PR #153623)   Nikita Popov via llvm-commits
• [llvm] [CMake] Add root CMakeLists.txt to allow direct CMake execution from root (PR #152753)   Nikita Popov via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   Nikita Popov via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   Nikita Popov via llvm-commits
• [llvm] [SSAUpdater] Only iterate blocks modified by CheckIfPHIMatches() in RecordMatchingPHIs() (PR #153596)   Nikita Popov via llvm-commits
• [llvm] [SSAUpdater] Only iterate blocks modified by CheckIfPHIMatches() in RecordMatchingPHIs() (PR #153596)   Nikita Popov via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Nikita Popov via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   Nikita Popov via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Nikita Popov via llvm-commits
• [llvm] 5985620 - [llvm-c] Fix memory leak in test   Nikita Popov via llvm-commits
• [llvm] Add LLVMGlobalAddDebugInfo to Core.cpp (PR #148747)   Nikita Popov via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   Nikita Popov via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   Nikita Popov via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   Nikita Popov via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Nikita Popov via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Nikita Popov via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Nikita Popov via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   Nikita Popov via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Nikita Popov via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Nikita Popov via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   Nikita Popov via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   Nikita Popov via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Nikita Popov via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Nikita Popov via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Nikita Popov via llvm-commits
• [llvm] 3db1742 - [Mips] Add frexpl and sincosl to f128 libcall list   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] Reland "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (PR #153417)   Nikita Popov via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Nikita Popov via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Nikita Popov via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Nikita Popov via llvm-commits
• [llvm] RuntimeLibcalls: Generate table of libcall name lengths (PR #153210)   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] 11c2240 - [SDAGBuilder] Rename RetTys -> RetVTs (NFC)   Nikita Popov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Nikita Popov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Nikita Popov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Nikita Popov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Nikita Popov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Nikita Popov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Nikita Popov via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Nikita Popov via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   Nikita Popov via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Nikita Popov via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   Nikita Popov via llvm-commits
• [llvm] [DirectX] Undo SimplifyCFG by reversing select into if else basic blocks (PR #153858)   Nikita Popov via llvm-commits
• [llvm] [NFC] RuntimeLibcalls: Prefix the impls with 'Impl_' and use an enum class (PR #153850)   Nikita Popov via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Nikita Popov via llvm-commits
• [llvm] [Inliner] Add option (default off) to inline all calls regardless of the cost (PR #152365)   Nikita Popov via llvm-commits
• [llvm] [SimplifyCfg] Handle trunc nuw i1 condition in Equality comparison. (PR #153051)   Nikita Popov via llvm-commits
• [llvm] [SimplifyCfg] Deduplicate code (NFC) (PR #153965)   Nikita Popov via llvm-commits
• [llvm] [SimplifyCFG] Avoid threading for loop headers (PR #151142)   Nikita Popov via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Nikita Popov via llvm-commits
• [llvm] [InstCombine] Fold trunc nuw i1 to false when dominated by icmp. (PR #151961)   Nikita Popov via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Nikita Popov via llvm-commits
• [llvm] [InstCombine] Fold out-of-range bits for squaring signed integers (PR #153484)   Nikita Popov via llvm-commits
• [llvm] [PGO] Add llvm.loop.estimated_trip_count metadata (PR #152775)   Nikita Popov via llvm-commits
• [llvm] [LVI] Add support for trunc nuw range. (PR #154021)   Nikita Popov via llvm-commits
• [llvm] [InstCombine] Fold trunc nuw i1 to false when dominated by icmp. (PR #151961)   Nikita Popov via llvm-commits
• [llvm] [SCCP] Enable PredicateInfo for non-interprocedural SCCP (PR #153003)   Nikita Popov via llvm-commits
• [clang] [llvm] [WIP] ABI Lowering Library (PR #140112)   Nikita Popov via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Nimit Sachdeva via llvm-commits
• [clang] [clang-tools-extra] [flang] [lldb] [llvm] [mlir] [openmp] [Clang] unrecognized html tag causing undesirable comment lexing (PR #152944)   Oliver Hunt via llvm-commits
• [clang] [clang-tools-extra] [flang] [lldb] [llvm] [mlir] [openmp] [Clang] unrecognized html tag causing undesirable comment lexing (PR #152944)   Oliver Hunt via llvm-commits
• [llvm] [X86] Truncate i64 sub to i32 when upper 33 bits are zeros (PR #145850)   Omkar Mohanty via llvm-commits
• [llvm] [Dexter][NFC] Rename step -> step_in (PR #152716)   Orlando Cazalet-Hyams via llvm-commits
• [llvm] [Dexter][NFC] Rename step -> step_in (PR #152716)   Orlando Cazalet-Hyams via llvm-commits
• [llvm] [Dexter][NFC] Rename step -> step_in (PR #152716)   Orlando Cazalet-Hyams via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   Owen Anderson via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   Owen Anderson via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (PR #153753)   Owen Anderson via llvm-commits
• [llvm] [DemandedBits] Support non-constant shift amounts (PR #148880)   Panagiotis Karouzakis via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   Patrick Simmons via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   Paul Kirth via llvm-commits
• [llvm] [CAS] Add ActionCache to LLVMCAS Library (PR #114097)   Paul Kirth via llvm-commits
• [llvm] [CAS] Add ActionCache to LLVMCAS Library (PR #114097)   Paul Kirth via llvm-commits
• [llvm] [FileSystem] Allow exclusive file lock (PR #114098)   Paul Kirth via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZZI pseudo instruction (PR #152552)   Paul Walker via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZZI pseudo instruction (PR #152552)   Paul Walker via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZI pseudo instruction (PR #152552)   Paul Walker via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   Paul Walker via llvm-commits
• [clang] [libcxxabi] [lldb] [llvm] [lldb][Expression] Add structor variant to LLDB's function call labels (PR #149827)   Pavel Labath via llvm-commits
• [llvm] [llvm-readobj] Dump SFrame relocations as well (PR #153161)   Pavel Labath via llvm-commits
• [llvm] [llvm-readobj] Dump SFrame relocations as well (PR #153161)   Pavel Labath via llvm-commits
• [llvm] [llvm-readobj] Dump SFrame relocations as well (PR #153161)   Pavel Labath via llvm-commits
• [llvm] [llvm-readobj] Dump SFrame relocations as well (PR #153161)   Pavel Labath via llvm-commits
• [llvm] [llvm-readobj] Dump SFrame relocations as well (PR #153161)   Pavel Labath via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq 0, (and X, V - 1)" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq 0, (and X, V - 1)" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq 0, (and X, V - 1)" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Pavel Skripkin via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (PR #152851)   Pavel Skripkin via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Pawan Nirpal via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Pawan Nirpal via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Pawan Nirpal via llvm-commits
• [llvm] [ADT] Add signed and unsigned mulExtended to APInt (PR #153399)   Pedro Lobo via llvm-commits
• [clang] [llvm] [RISCV] Implement MC support for Zvfbfa extension (PR #151106)   Pengcheng Wang via llvm-commits
• [llvm] [RISCV] Add a high half PACKW+PACK pattern for RV64. (PR #152760)   Pengcheng Wang via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   Pengcheng Wang via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153458)   Pengcheng Wang via llvm-commits
• [llvm] [RISCV] Add MC support for P extensions with scalar second operands. (PR #153502)   Pengcheng Wang via llvm-commits
• [llvm] [RISCV] Optimize the spill/reload of segment registers (PR #153184)   Pengcheng Wang via llvm-commits
• [llvm] [RISCV] Add a release note about tail folding being enabled. NFC (PR #153535)   Pengcheng Wang via llvm-commits
• [llvm] [RISCV] Add a release note about tail folding being enabled. NFC (PR #153535)   Pengcheng Wang via llvm-commits
• [llvm] [RISCV] Optimize the spill/reload of segment registers (PR #153184)   Pengcheng Wang via llvm-commits
• [llvm] 55e71c0 - Improve test to include multiple fragments and PATCHINST relocations.   Peter Collingbourne via llvm-commits
• [compiler-rt] [libcxx] [lld] [llvm] ELF: Add support for R_AARCH64_PATCHINST relocation type. (PR #133534)   Peter Collingbourne via llvm-commits
• [compiler-rt] [libcxx] [lld] [llvm] ELF: Add support for R_AARCH64_PATCHINST relocation type. (PR #133534)   Peter Collingbourne via llvm-commits
• [compiler-rt] [libcxx] [lld] [llvm] ELF: Add support for R_AARCH64_PATCHINST relocation type. (PR #133534)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] 19cfc30 - compiler-rt: Make the tests pass on AArch64 and with page size != 4096.   Peter Collingbourne via llvm-commits
• [compiler-rt] 6beb6f3 - dfsan: Fix test with gcc 15.   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [compiler-rt] 4485a3f - Switch dtls_test.c from XFAIL to UNSUPPORTED on aarch64.   Peter Collingbourne via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   Peter Collingbourne via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   Peter Klausler via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   Peter Klausler via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   Peter Klausler via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] Handle NAN(...) in namelist input (PR #153101)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] Handle NAN(...) in namelist input (PR #153101)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime][NFC] Add a comment to intrinsic assignment (PR #153260)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] Fix AllocateAssignmentLHS for monomorphic LHS (PR #153073)   Peter Klausler via llvm-commits
• [flang] [llvm] [flang] Finalize allocatable components in expression results (PR #153509)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] OPEN(existingUnit,POSITION=) (PR #153688)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] OPEN(existingUnit,POSITION=) (PR #153688)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] Catch bad OPEN specifiers for unformatted files (PR #153707)   Peter Klausler via llvm-commits
• [flang] [llvm] [flang] Finalize allocatable components in expression results (PR #153509)   Peter Klausler via llvm-commits
• [flang] [llvm] [flang] Finalize allocatable components in expression results (PR #153509)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] Catch bad OPEN specifiers for unformatted files (PR #153707)   Peter Klausler via llvm-commits
• [flang] [llvm] [flang] Finalize allocatable components in expression results (PR #153509)   Peter Klausler via llvm-commits
• [flang] [llvm] [flang] Finalize allocatable components in expression results (PR #153509)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] OPEN(existingUnit,POSITION=) (PR #153688)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] Allow child NAMELIST input to advance records (PR #153963)   Peter Klausler via llvm-commits
• [llvm] [flang][runtime] Account for missing READ(SIZE=) characters (PR #153967)   Peter Klausler via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   Peter Rong via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   Peter Rong via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   Philip Reames via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Philip Reames via llvm-commits
• [llvm] [llvm] Support multiple save/restore points in mir (PR #119357)   Philip Reames via llvm-commits
• [llvm] d8ce19a - Build fix after bbde6b   Philip Reames via llvm-commits
• [llvm] [IR] Add MemsetPatternInst to the MemIntrinsic hierarchy (PR #153301)   Philip Reames via llvm-commits
• [llvm] [IR] Add MemsetPatternInst to the MemIntrinsic hierarchy (PR #153301)   Philip Reames via llvm-commits
• [llvm] [SDAG] Remove IndexType manipulation in getUniformBase and callers (PR #151578)   Philip Reames via llvm-commits
• [compiler-rt] [llvm] [Clang][NFC] - Use Hex Encoding for Intel CPU CPUID family (PR #153004)   Phoebe Wang via llvm-commits
• [llvm] [X86][Inline] Check correct function for target feature check (PR #152515)   Phoebe Wang via llvm-commits
• [llvm] [X86][Inline] Check correct function for target feature check (PR #152515)   Phoebe Wang via llvm-commits
• [llvm] [X86] lowerShuffleAsLanePermuteAndPermute - ensure we've simplified the demanded shuffle mask elts before testing for a matching shuffle (PR #153554)   Phoebe Wang via llvm-commits
• [llvm] [X86] getScalarMaskingNode - if the mask is zero just return the preserved source value (PR #153575)   Phoebe Wang via llvm-commits
• [llvm] [X86] getScalarMaskingNode - if the mask is zero just return the preserved source value (PR #153575)   Phoebe Wang via llvm-commits
• [llvm] [X86] getScalarMaskingNode - if the mask is zero just return the preserved source value (PR #153575)   Phoebe Wang via llvm-commits
• [clang] [llvm] [X86][APX] Remove CF feature from APXF and Diamond Rapids (PR #153751)   Phoebe Wang via llvm-commits
• [clang] [llvm] [X86][APX] Remove CF feature from APXF and Diamond Rapids (PR #153751)   Phoebe Wang via llvm-commits
• [clang] [llvm] [X86][APX] Remove CF feature from APXF and Diamond Rapids (PR #153751)   Phoebe Wang via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   Phoebe Wang via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   Phoebe Wang via llvm-commits
• [llvm] [X86] Remove TuningPOPCNTFalseDeps from AlderLake (PR #154004)   Phoebe Wang via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   Phoebe Wang via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   Phoebe Wang via llvm-commits
• [llvm] [TableGen] Avoid warnings with INT64_MIN (PR #152996)   Piotr Fusik via llvm-commits
• [llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)   Piotr Fusik via llvm-commits
• [llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)   Piotr Fusik via llvm-commits
• [llvm] [HashRecognize] Strip ValueEvolution (PR #148620)   Piotr Fusik via llvm-commits
• [llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)   Piotr Fusik via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] pull in v2i32 build_vector through v2f32 bitcast (PR #153478)   Princeton Ferro via llvm-commits
• [llvm] [NVPTX] support packed f32 instructions for sm_100+ (PR #126337)   Princeton Ferro via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Qihan Cai via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Qihan Cai via llvm-commits
• [clang] [llvm] [RISCV] Support Remaining P Extension Instructions for RV32/64 (PR #150379)   Qihan Cai via llvm-commits
• [llvm] [DebugInfo] Emit skeleton to avoid mismatching inlining flags (PR #153568)   Qiu Chaofan via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   Rahul Joshi via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [NVPTX] Add support for "blocksareclusters" kernel attr (PR #152265)   Rajat Bajpai via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [PredicateInfo] Support existing `PredicateType` by adding `PredicatePHI` when needing introduction of phi nodes (PR #151132)   Rajveer Singh Bharadwaj via llvm-commits
• [llvm] [LAA] Pre-commit tests exercising different types (PR #151091)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Consolidate logic for narrow to single scalars (PR #151506)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw on VectorEndPointer (PR #151558)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw on VectorEndPointer (PR #151558)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw in createInBoundsPtrAdd (PR #151549)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw in createInBoundsPtrAdd (PR #151549)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw in createInBoundsPtrAdd (PR #151549)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw in createInBoundsPtrAdd (PR #151549)   Ramkumar Ramachandra via llvm-commits
• [llvm] [LAA] Prepare to handle diff type sizes (NFC) (PR #122318)   Ramkumar Ramachandra via llvm-commits
• [llvm] [LAA] Prepare to handle diff type sizes (NFC) (PR #122318)   Ramkumar Ramachandra via llvm-commits
• [llvm] [LAA] Prepare to handle diff type sizes (NFC) (PR #122318)   Ramkumar Ramachandra via llvm-commits
• [llvm] [LAA] Prepare to handle diff type sizes (NFC) (PR #122318)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw in createInBoundsPtrAdd (PR #151549)   Ramkumar Ramachandra via llvm-commits
• [llvm] [HashRecognize] Strip ValueEvolution (PR #148620)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Preserve nusw in createInBoundsPtrAdd (PR #151549)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarsUsed (NFC) (PR #153577)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarsUsed (NFC) (PR #153577)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Consolidate logic for narrow to single scalars (PR #151506)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Consolidate logic for narrow to single scalars (PR #151506)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarsUsed (NFC) (PR #153577)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (PR #153577)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce CSE pass (PR #151872)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (PR #153577)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (PR #153577)   Ramkumar Ramachandra via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (PR #153577)   Ramkumar Ramachandra via llvm-commits
• [llvm] [CodeGen] Ensure clearRegisterKills clears inside bundles. (PR #149177)   Ricardo Jesus via llvm-commits
• [llvm] [AArch64] Fix stp kill when merging forward. (PR #152994)   Ricardo Jesus via llvm-commits
• [llvm] [llvm][LICM] Add flag to control re-association (PR #149829)   Ricardo Jesus via llvm-commits
• [llvm] [llvm][LICM] Add flag to control re-association (PR #149829)   Ricardo Jesus via llvm-commits
• [llvm] [VPlan] Consider address computation cost in VPInterleaveRecipe. (PR #148808)   Ricardo Jesus via llvm-commits
• [llvm] [LV] Pre-commit test for vectorisation of SAXPY unrolled by 5 (NFC). (PR #153039)   Ricardo Jesus via llvm-commits
• [llvm] [AArch64] Fix stp kill when merging forward. (PR #152994)   Ricardo Jesus via llvm-commits
• [llvm] [AArch64] Simplify some masked integer comparisons. (PR #153783)   Ricardo Jesus via llvm-commits
• [llvm] Work around documented Linux mmap bug. (PR #152595)   Richard Smith via llvm-commits
• [llvm] Work around documented Linux mmap bug. (PR #152595)   Richard Smith via llvm-commits
• [llvm] [AMDGPU] misched: avoid subregister dependencies (PR #140255)   Robert Imschweiler via llvm-commits
• [llvm] [openmp] [OpenMP][clang] 6.0: num_threads strict (part 2: device runtime) (PR #146404)   Robert Imschweiler via llvm-commits
• [llvm] [AMDGPU][FixIrreducible][UnifyLoopExits] Support callbr with inline-asm (PR #149308)   Robert Imschweiler via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Robert Imschweiler via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Robert Imschweiler via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Robert Imschweiler via llvm-commits
• [llvm] [AMDGPU] Enable volatile and non-temporal for loads to LDS (PR #153244)   Robert Imschweiler via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] `olLaunchHostFunction` (PR #152482)   Ross Brunton via llvm-commits
• [llvm] [Offload] `olLaunchHostFunction` (PR #152482)   Ross Brunton via llvm-commits
• [llvm] [Offload] Define additional device info properties (PR #152533)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] `olLaunchHostFunction` (PR #152482)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   Ross Brunton via llvm-commits
• [llvm] [Offload] Guard olMemAlloc/Free with a mutex (PR #153786)   Ross Brunton via llvm-commits
• [llvm] [Offload] Guard olMemAlloc/Free with a mutex (PR #153786)   Ross Brunton via llvm-commits
• [llvm] [Offload] Guard olMemAlloc/Free with a mutex (PR #153786)   Ross Brunton via llvm-commits
• [llvm] [InstCombine] When canoncicalizing clamp like, also consider certain sgt/slt cases (PR #153240)   Ryan Buchner via llvm-commits
• [llvm] [InstCombine] When canoncicalizing clamp like, also consider certain sgt/slt cases (PR #153240)   Ryan Buchner via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   Ryotaro Kasuga via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   Ryotaro Kasuga via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   Ryotaro Kasuga via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Ryotaro Kasuga via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Ryotaro Kasuga via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Ryotaro Kasuga via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Ryotaro Kasuga via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Ryotaro Kasuga via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   Ryotaro Kasuga via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   Ryotaro Kasuga via llvm-commits
• [llvm] [IR2Vec] Add support for flow-aware embeddings (PR #152613)   S. VenkataKeerthy via llvm-commits
• [llvm] [IR2Vec] Add support for flow-aware embeddings (PR #152613)   S. VenkataKeerthy via llvm-commits
• [llvm] [IR2Vec] Add support for flow-aware embeddings (PR #152613)   S. VenkataKeerthy via llvm-commits
• [llvm] [IR2Vec] Add support for flow-aware embeddings (PR #152613)   S. VenkataKeerthy via llvm-commits
• [clang] [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   Saiyedul Islam via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   Saleem Abdulrasool via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   Saleem Abdulrasool via llvm-commits
• [llvm] ARM: Remove remaining half convert libcall config into tablegen (PR #153408)   Saleem Abdulrasool via llvm-commits
• [llvm] ARM: Remove remaining half convert libcall config into tablegen (PR #153408)   Saleem Abdulrasool via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   Saleem Abdulrasool via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   Sam Clegg via llvm-commits
• [llvm] [RISCV] Track Linker Relaxable through Assembly Relaxation (PR #152602)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Track Linker Relaxable through Assembly Relaxation (PR #152602)   Sam Elliott via llvm-commits
• [llvm] 7317e3c - [NFC][RISCV] Correct signed/unsigned in Comment   Sam Elliott via llvm-commits
• [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when Zilsd is enabled (PR #153595)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Track Linker Relaxable through Assembly Relaxation (PR #152602)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   Sam Elliott via llvm-commits
• [llvm] [WIP][RISCV] Move patterns to riscv_selectcc (PR #153147)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Move Xqci Select-likes to use riscv_selectcc (PR #153147)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Move Xqci Select-likes to use riscv_selectcc (PR #153147)   Sam Elliott via llvm-commits
• [clang] [llvm] [RISCV] Remove experimental from Smctr and Ssctr. (PR #153903)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Use simm8 instead of uimm8 for pli.b (PR #153913)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Use simm8 instead of uimm8 for pli.b (PR #153913)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Accept [-128, 255] instead of [0, 255] for pli.b (PR #153913)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Accept [-128, 255] instead of [0, 255] for pli.b (PR #153913)   Sam Elliott via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   Sam Elliott via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   Sam Elliott via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   Sam Elliott via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Accept [-128, 255] instead of [0, 255] for pli.b (PR #153913)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Generate QC_INSB/QC_INSBI instructions from OR of AND Imm (PR #154023)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Add P-ext MC support for pli.dh, pli.db, and plui.dh. (PR #153972)   Sam Elliott via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   Sam Elliott via llvm-commits
• [llvm] [RISCV] Rename MIPS_PREFETCH->MIPS_PREF. NFC (PR #154062)   Sam Elliott via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sam Tebbs via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sam Tebbs via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sam Tebbs via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sam Tebbs via llvm-commits
• [llvm] [LV] Bundle sub reductions into VPExpressionRecipe (PR #147255)   Sam Tebbs via llvm-commits
• [llvm] [AArch64][ISel] Select constructive EXT_ZZI pseudo instruction (PR #152554)   Sam Tebbs via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sam Tebbs via llvm-commits
• [llvm] [AMDGPU][FixIrreducible][UnifyLoopExits] Support callbr with inline-asm (PR #149308)   Sameer Sahasrabuddhe via llvm-commits
• [llvm] [AMDGPU][FixIrreducible][UnifyLoopExits] Support callbr with inline-asm (PR #149308)   Sameer Sahasrabuddhe via llvm-commits
• [llvm] [AMDGPU][FixIrreducible][UnifyLoopExits] Support callbr with inline-asm (PR #149308)   Sameer Sahasrabuddhe via llvm-commits
• [llvm] [AMDGPU][FixIrreducible][UnifyLoopExits] Support callbr with inline-asm (PR #149308)   Sameer Sahasrabuddhe via llvm-commits
• [llvm] [LV] Create in-loop sub reductions (PR #147026)   Sander de Smalen via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Sander de Smalen via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Sander de Smalen via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Sander de Smalen via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Sander de Smalen via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sander de Smalen via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sander de Smalen via llvm-commits
• [llvm] [AArch64] Match constants in SelectSMETileSlice (PR #151494)   Sander de Smalen via llvm-commits
• [llvm] [AArch64][SME] Use entry pstate.sm for conditional streaming-mode changes (PR #152169)   Sander de Smalen via llvm-commits
• [llvm] [AArch64][SME] Use entry pstate.sm for conditional streaming-mode changes (PR #152169)   Sander de Smalen via llvm-commits
• [llvm] [AArch64] Match constants in SelectSMETileSlice (PR #151494)   Sander de Smalen via llvm-commits
• [llvm] [AArch64] Define constructive EXT_ZZZI pseudo instruction (PR #152552)   Sander de Smalen via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Sander de Smalen via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Sander de Smalen via llvm-commits
• [llvm] [LV] Provide utility routine to find uncounted exit recipes (PR #152530)   Sander de Smalen via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sander de Smalen via llvm-commits
• [llvm] [AArch64][SME] Use entry pstate.sm for conditional streaming-mode changes (PR #152169)   Sander de Smalen via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sander de Smalen via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sander de Smalen via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sander de Smalen via llvm-commits
• [llvm] [Intrinsics][AArch64] Add intrinsic to mask off aliasing vector lanes (PR #117007)   Sander de Smalen via llvm-commits
• [llvm] [LangRef] Rework DIExpression docs (PR #153072)   Scott Linder via llvm-commits
• [llvm] [LangRef] Rework DIExpression docs (PR #153072)   Scott Linder via llvm-commits
• [llvm] [LangRef] Rework DIExpression docs (PR #153072)   Scott Linder via llvm-commits
• [clang] [llvm] [Dwarf] Support heterogeneous DW_{OP,AT}s needed for AMDGPU CFI (PR #153883)   Scott Linder via llvm-commits
• [llvm] [MsgPack] Add code for floating point assignment and writes (PR #153544)   Scott Linder via llvm-commits
• [compiler-rt] [llvm] [AIX] PGO codegen changes for function-sections. (PR #139761)   Sean Fertile via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Sebastian Pop via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Sebastian Pop via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Sebastian Pop via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Sebastian Pop via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   Sebastian Pop via llvm-commits
• [llvm] [SDAG] Fix deferring constrained function calls (PR #153029)   Serge Pavlov via llvm-commits
• [llvm] RuntimeLibcalls: Move exception call config to tablegen (PR #151948)   Sergei Barannikov via llvm-commits
• [llvm] RuntimeLibcalls: Move exception call config to tablegen (PR #151948)   Sergei Barannikov via llvm-commits
• [llvm] RuntimeLibcalls: Move exception call config to tablegen (PR #151948)   Sergei Barannikov via llvm-commits
• [llvm] 6abb626 - [TableGen] Declare loop induction variables in the loop header (NFC)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   Sergei Barannikov via llvm-commits
• [llvm] a73403b - [TableGen] Use `empty()` instead of `size() == 0` (NFC)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Sergei Barannikov via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   Sergei Barannikov via llvm-commits
• [llvm] [RISCV] Remove non-existent of nds.vfwcvt/nds.vfncvt instructions (PR #153865)   Sergei Barannikov via llvm-commits
• [llvm] [RISCV] Remove non-existent operand of nds.vfwcvt/nds.vfncvt instructions (PR #153865)   Sergei Barannikov via llvm-commits
• [llvm] [RISCV] Remove non-existent operand of nds.vfwcvt/nds.vfncvt instructions (PR #153865)   Sergei Barannikov via llvm-commits
• [llvm] [PowerPC] Remove non-existent operand of CP_COPY instruction (PR #153867)   Sergei Barannikov via llvm-commits
• [llvm] [RISCV] Remove non-existent operand of nds.vfwcvt/nds.vfncvt instructions (PR #153865)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Provide a custom decoder for Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   Sergei Barannikov via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Sergei Barannikov via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Sergei Barannikov via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Sergei Barannikov via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Sergei Barannikov via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   Sergei Barannikov via llvm-commits
• [llvm] [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (PR #153964)   Sergei Barannikov via llvm-commits
• [llvm] [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (PR #153964)   Sergei Barannikov via llvm-commits
• [llvm] [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (PR #153964)   Sergei Barannikov via llvm-commits
• [llvm] [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (PR #153964)   Sergei Barannikov via llvm-commits
• [llvm] 3acb679 - [TableGen] Remove redundant variable (NFC)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Add helpers for working with scopes (NFC) (PR #153979)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Add helpers for working with scopes (NFC) (PR #153979)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Add helpers for working with scopes (NFC) (PR #153979)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Shrink lifetime of `Filters` vector (NFC) (PR #153998)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Shrink lifetime of `Filters` vector (NFC) (PR #153998)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Shrink lifetime of `Filters` vector (NFC) (PR #153998)   Sergei Barannikov via llvm-commits
• [llvm] 05827e7 - [TableGen][DecoderEmitter] Dump conflicts earlier   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] 05f1673 - [TableGen] Make a function static (NFC)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Calculate encoding bits once (NFC) (PR #154026)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Calculate encoding bits once (NFC) (PR #154026)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Remove EncodingIDAndOpcode struct (NFC) (PR #154028)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Remove EncodingIDAndOpcode struct (NFC) (PR #154028)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Remove EncodingIDAndOpcode struct (NFC) (PR #154028)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Remove EncodingIDAndOpcode struct (NFC) (PR #154028)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Remove EncodingIDAndOpcode struct (NFC) (PR #154028)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Calculate encoding bits once (NFC) (PR #154026)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] 6947fb4 - [TableGen] Use structured binding in one place (NFC)   Sergei Barannikov via llvm-commits
• [llvm] 9ddc043 - [TableGen] Use structured binding in one more place (NFC)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Store HW mode ID instead of name (NFC) (PR #154052)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Add option to emit type-specialized code (PR #146593)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Add option to emit type-specialized code (PR #146593)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Store HW mode ID instead of name (NFC) (PR #154052)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Store HW mode ID instead of name (NFC) (PR #154052)   Sergei Barannikov via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Add option to emit type-specialized code (PR #146593)   Sergei Barannikov via llvm-commits
• [llvm] [LoopStrengthReduce] Encourage the creation of IVs whose increment can later be combined with memory instuctions (PR #152995)   Sergey Shcherbinin via llvm-commits
• [llvm] [LoopStrengthReduce] Mitigation of issues introduced by compilation time optimization in SolveRecurse. (PR #147588)   Sergey Shcherbinin via llvm-commits
• [llvm] [LoopStrengthReduce] Mitigation of issues introduced by compilation time optimization in SolveRecurse. (PR #147588)   Sergey Shcherbinin via llvm-commits
• [llvm] [LoopStrengthReduce] Mitigation of issues introduced by compilation time optimization in SolveRecurse. (PR #147588)   Sergey Shcherbinin via llvm-commits
• [llvm] [SimplifyIndVar] ICMP predicate conversion to EQ/NE (PR #144945)   Sergey Shcherbinin via llvm-commits
• [llvm] [SimplifyIndVar] ICMP predicate conversion to EQ/NE (PR #144945)   Sergey Shcherbinin via llvm-commits
• [llvm] [LoopStrengthReduce] Mitigation of issues introduced by compilation time optimization in SolveRecurse. (PR #147588)   Sergey Shcherbinin via llvm-commits
• [flang] [llvm] [Flang][OpenMP] Additional global address space modifications for device (PR #119585)   Sergio Afonso via llvm-commits
• [flang] [llvm] [Flang][OpenMP] Additional global address space modifications for device (PR #119585)   Sergio Afonso via llvm-commits
• [flang] [llvm] [Flang][OpenMP] Additional global address space modifications for device (PR #119585)   Sergio Afonso via llvm-commits
• [llvm] [mlir] [Offload] Add oneInterationPerThread param to loop device RTL (PR #151959)   Sergio Afonso via llvm-commits
• [llvm] [CMake] Add root CMakeLists.txt to allow direct CMake execution from root (PR #152753)   Shaoce SUN via llvm-commits
• [llvm] [CMake] Add root CMakeLists.txt to allow direct CMake execution from root (PR #152753)   Shaoce SUN via llvm-commits
• [llvm] [RISCV][GISel] Optimize +0.0 to use fcvt.d.w for s64 on rv32 (PR #153978)   Shaoce SUN via llvm-commits
• [llvm] [RISCV][GISel] Optimize +0.0 to use fcvt.d.w for s64 on rv32 (PR #153978)   Shaoce SUN via llvm-commits
• [llvm] [RISCV][GISel] Optimize +0.0 to use fcvt.d.w for s64 on rv32 (PR #153978)   Shaoce SUN via llvm-commits
• [llvm] [RISCV][GISel] Optimize +0.0 to use fcvt.d.w for s64 on rv32 (PR #153978)   Shaoce SUN via llvm-commits
• [clang] [llvm] [X86][APX] Remove CF feature from APXF and Diamond Rapids (PR #153751)   Shengchen Kan via llvm-commits
• [clang] [llvm] [X86][APX] Remove CF feature from APXF and Diamond Rapids (PR #153751)   Shengchen Kan via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   Shengchen Kan via llvm-commits
• [llvm] [mlir] [mlir][gpu] Change GPU modules to globals (PR #135478)   Shenghang Tsai via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   Shih-Po Hung via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   Shih-Po Hung via llvm-commits
• [llvm] [RISCV] Add a release note about tail folding being enabled. NFC (PR #153535)   Shih-Po Hung via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   Shih-Po Hung via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   Shih-Po Hung via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   Shih-Po Hung via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   Shilei Tian via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Shilei Tian via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Shilei Tian via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Shilei Tian via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Shilei Tian via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Encode NV bit in VIMAGE/VSAMPLE. NFC (PR #153654)   Shilei Tian via llvm-commits
• [clang] [llvm] [AMDGPU] Don't allow wgp mode on gfx1250 (PR #153680)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Select mul_lohi to V_MAD_NC_{I|U}64_I32 on gfx1250 (PR #153851)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Post-RA AGPR copy elimination pass (PR #153901)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Post-RA AGPR copy elimination pass (PR #153901)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add an option to completely disable kernel argument preload (PR #153975)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add an option to completely disable kernel argument preload (PR #153975)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add an option to completely disable kernel argument preload (PR #153975)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add an option to completely disable kernel argument preload (PR #153975)   Shilei Tian via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Shilei Tian via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   Shilei Tian via llvm-commits
• [llvm] [Support] Remove an unnecessary cast (NFC) (PR #154048)   Shilei Tian via llvm-commits
• [llvm] [WIP][DAG] visitFREEZE - always allow freezing multiple operands (PR #152107)   Simon Pilgrim via llvm-commits
• [llvm] [DAG] ComputeNumSignBits - use computeKnownBits instead of isConstOrConstSplat to detect legalised constants (PR #152991)   Simon Pilgrim via llvm-commits
• [llvm] Reapply "[X86] Correct 32-bit immediate assertion and fix 64-bit lowering for huge frame offsets" (PR #152239)   Simon Pilgrim via llvm-commits
• [llvm] [ADT] Add signed and unsigned mulExtended to APInt (PR #153399)   Simon Pilgrim via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Simon Pilgrim via llvm-commits
• [llvm] [TTI] Add cost kind to getAddressComputationCost(). NFC. (PR #153342)   Simon Pilgrim via llvm-commits
• [llvm] [TTI] Add cost kind to getAddressComputationCost(). NFC. (PR #153342)   Simon Pilgrim via llvm-commits
• [llvm] [X86] lowerShuffleAsLanePermuteAndPermute - ensure we've simplified the demanded shuffle mask elts before testing for a matching shuffle (PR #153554)   Simon Pilgrim via llvm-commits
• [llvm] [SelectionDAG] Handle more opcodes in isGuaranteedNotToBeUndefOrPoison (PR #147019)   Simon Pilgrim via llvm-commits
• [llvm] [X86] lowerShuffleAsLanePermuteAndPermute - ensure we've simplified the demanded shuffle mask elts before testing for a matching shuffle (PR #153554)   Simon Pilgrim via llvm-commits
• [llvm] [WIP][DAG] visitFREEZE - always allow freezing multiple operands (PR #152107)   Simon Pilgrim via llvm-commits
• [llvm] [X86] lowerShuffleAsLanePermuteAndPermute - ensure we've simplified the demanded shuffle mask elts before testing for a matching shuffle (PR #153554)   Simon Pilgrim via llvm-commits
• [llvm] [WIP][DAG] visitFREEZE - always allow freezing multiple operands (PR #152107)   Simon Pilgrim via llvm-commits
• [llvm] [SLP]Improved/fixed FMAD support in reductions (PR #152787)   Simon Pilgrim via llvm-commits
• [llvm] [WIP][DAG] visitFREEZE - always allow freezing multiple operands (PR #152107)   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   Simon Pilgrim via llvm-commits
• [llvm] [X86] getScalarMaskingNode - if the mask is zero just return the preserved source value (PR #153575)   Simon Pilgrim via llvm-commits
• [clang] [llvm] [Clang] Enable constexpr handling for builtin elementwise fshl/fshr (PR #153572)   Simon Pilgrim via llvm-commits
• [llvm] [X86] getScalarMaskingNode - if the mask is zero just return the preserved source value (PR #153575)   Simon Pilgrim via llvm-commits
• [llvm] [X86] getScalarMaskingNode - if the mask is zero just return the preserved source value (PR #153575)   Simon Pilgrim via llvm-commits
• [llvm] [SLP]Support LShr as base for copyable elements (PR #153393)   Simon Pilgrim via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   Simon Pilgrim via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   Simon Pilgrim via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   Simon Pilgrim via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   Simon Pilgrim via llvm-commits
• [llvm] [DAG] fix wrong type check in DAGCombiner::visitSRA (PR #153762)   Simon Pilgrim via llvm-commits
• [llvm] [SelectionDAG] Allow vselect in foldBinOpIntoSelect (PR #143283)   Simon Pilgrim via llvm-commits
• [llvm] [SelectionDAG] Allow vselect in foldBinOpIntoSelect (PR #143283)   Simon Pilgrim via llvm-commits
• [llvm] [SLP]Better support for copyable values in stores (PR #153213)   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Remove dead node immediately in VectorCombine (PR #149047)   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Remove dead node immediately in VectorCombine (PR #149047)   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Remove dead node immediately in VectorCombine (PR #149047)   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Remove dead node immediately in VectorCombine (PR #149047)   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   Simon Pilgrim via llvm-commits
• [llvm] [Mips] Fix wrong qNaN encoding when -mnan=legacy (PR #153777)   Simon Pilgrim via llvm-commits
• [llvm] [X86] select-smin-smax.ll - add 32-bit test coverage (PR #153780)   Simon Pilgrim via llvm-commits
• [llvm] [X86] select-smin-smax.ll - add i8/i16 test coverage (PR #153788)   Simon Pilgrim via llvm-commits
• [llvm] [X86] select-smin-smax.ll - add i8/i16 test coverage (PR #153788)   Simon Pilgrim via llvm-commits
• [llvm] [X86] Allow all legal integers to optimize smin with 0 (PR #151893)   Simon Pilgrim via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Simon Pilgrim via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Simon Pilgrim via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Simon Pilgrim via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   Simon Pilgrim via llvm-commits
• [llvm] [Mips] Fix wrong qNaN encoding when -mnan=legacy (PR #153777)   Simon Pilgrim via llvm-commits
• [llvm] bcb4984 - [X86] select-smin-smax.ll - add i128 tests   Simon Pilgrim via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   Simon Pilgrim via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   Simon Pilgrim via llvm-commits
• [llvm] [DAG] combineVSelectWithAllOnesOrZeros - convert "select(setgt lhs, -1), 1, -1" match to SDPatternMatch. NFC. (PR #146842)   Simon Pilgrim via llvm-commits
• [llvm] [DAG] ComputeNumSignBits - add ISD::SCMP/UCMP handling (PR #153805)   Simon Pilgrim via llvm-commits
• [llvm] [X86][AVX-VNNI] Fix VNNI intrinsics argument types (PR #122649)   Simon Pilgrim via llvm-commits
• [llvm] [X86][AVX-VNNI] Fix VNNI intrinsics argument types (PR #122649)   Simon Pilgrim via llvm-commits
• [llvm] [X86] foldMemoryOperandCustom - attempt to load-fold with a VEXTRACTF128/I128 into a regular load (PR #137316)   Simon Pilgrim via llvm-commits
• [llvm] [X86] foldMemoryOperandCustom - attempt to load-fold with a VEXTRACTF128/I128 into a regular load (PR #137316)   Simon Pilgrim via llvm-commits
• [llvm] [SLP]Better support for copyable values in stores (PR #153213)   Simon Pilgrim via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   Sjoerd Meijer via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   Sjoerd Meijer via llvm-commits
• [llvm] [InstCombine] Lower multi-dimensional GEP to ptradd (PR #150383)   Slava Zakharin via llvm-commits
• [llvm] [licm] clone metadata when hoisting conditional branch (PR #152232)   Snehasish Kumar via llvm-commits
• [llvm] [licm] clone metadata when hoisting conditional branch (PR #152232)   Snehasish Kumar via llvm-commits
• [llvm] [licm] clone metadata when hoisting conditional branch (PR #152232)   Snehasish Kumar via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Snehasish Kumar via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Snehasish Kumar via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Snehasish Kumar via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Snehasish Kumar via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Snehasish Kumar via llvm-commits
• [llvm] [licm] don't drop `MD_prof` when dropping other metadata (PR #152420)   Snehasish Kumar via llvm-commits
• [compiler-rt] [compiler-rt][memprof] adding free_sized/free_aligned_sized intercept… (PR #154011)   Snehasish Kumar via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Drop duplicated field HasMatrixReuse. NFCI. (PR #153467)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Drop duplicated field HasMatrixReuse. NFCI. (PR #153467)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Disable s_setkill on gfx1250 (PR #153471)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add HW_REG_IB_STS2 on gfx1250 (PR #153479)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Drop duplicated field HasMatrixReuse. NFCI. (PR #153467)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Disable s_setkill on gfx1250 (PR #153471)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add HW_REG_IB_STS2 on gfx1250 (PR #153479)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Increase LDS to 320K on gfx1250 (PR #153645)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Encode NV bit in VIMAGE/VSAMPLE. NFC (PR #153654)   Stanislav Mekhanoshin via llvm-commits
• [clang] [llvm] [AMDGPU] Don't allow wgp mode on gfx1250 (PR #153680)   Stanislav Mekhanoshin via llvm-commits
• [clang] [llvm] [AMDGPU] Don't allow wgp mode on gfx1250 (PR #153680)   Stanislav Mekhanoshin via llvm-commits
• [clang] [llvm] [AMDGPU] Don't allow wgp mode on gfx1250 (PR #153680)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Enable kernarg preload on gfx1250 (PR #153686)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Enable kernarg preload on gfx1250 (PR #153686)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Enable kernarg preload on gfx1250 (PR #153686)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   Stanislav Mekhanoshin via llvm-commits
• [clang] [llvm] [AMDGPU] Don't allow wgp mode on gfx1250 (PR #153680)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Enable kernarg preload on gfx1250 (PR #153686)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment wrt SSrc_* RCs. NFC. (PR #153711)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment wrt SSrc_* RCs. NFC. (PR #153711)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment wrt SSrc_* RCs. NFC. (PR #153711)   Stanislav Mekhanoshin via llvm-commits
• [clang] [llvm] [AMDGPU] Error out in clang if wavefront64 is used on gfx1250 (PR #153693)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Fix the comment wrt SSrc_* RCs. NFC. (PR #153711)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] gfx1250 does not need nop before VGPR dealloc (PR #153844)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] gfx1250 does not need nop before VGPR dealloc (PR #153844)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] gfx1250 does not need nop before VGPR dealloc (PR #153844)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Select mul_lohi to V_MAD_NC_{I|U}64_I32 on gfx1250 (PR #153851)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] w/a hazard with writing s102/103 and reading FLAT_SCRATCH_BASE (PR #153878)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] w/a hazard with writing s102/103 and reading FLAT_SCRATCH_BASE (PR #153878)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] w/a hazard with writing s102/103 and reading FLAT_SCRATCH_BASE (PR #153878)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] w/a hazard with writing s102/103 and reading FLAT_SCRATCH_BASE (PR #153878)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] w/a for s_setreg_b32 gfx1250 hazard with MODE register (PR #153879)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] w/a for s_setreg_b32 gfx1250 hazard with MODE register (PR #153879)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] w/a for s_setreg_b32 gfx1250 hazard with MODE register (PR #153879)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Update GCNHazardRecognizer's understanding of gfx12 waitcount instructions (PR #153880)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Update GCNHazardRecognizer's understanding of gfx12 waitcount instructions (PR #153880)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Update GCNHazardRecognizer's understanding of gfx12 waitcount instructions (PR #153880)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Update GCNHazardRecognizer's understanding of gfx12 waitcount instructions (PR #153880)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Use encodeFieldVaVdst in hazard recognizer. NFCI. (PR #153881)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Use encodeFieldVaVdst in hazard recognizer. NFCI. (PR #153881)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Use encodeFieldVaVdst in hazard recognizer. NFCI. (PR #153881)   Stanislav Mekhanoshin via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   Stanislav Mekhanoshin via llvm-commits
• [llvm] PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (PR #129744)   Stephen Long via llvm-commits
• [llvm] [Debugify] Improve reduction of debugify coverage build output (PR #150212)   Stephen Tozer via llvm-commits
• [llvm] [Debugify] Improve reduction of debugify coverage build output (PR #150212)   Stephen Tozer via llvm-commits
• [llvm] [CAS] Add LLVMCAS library with InMemoryCAS implementation (PR #114096)   Steven Wu via llvm-commits
• [llvm] [CAS] Add ActionCache to LLVMCAS Library (PR #114097)   Steven Wu via llvm-commits
• [llvm] [FileSystem] Allow exclusive file lock (PR #114098)   Steven Wu via llvm-commits
• [llvm] [FileSystem] Allow exclusive file lock (PR #114098)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [Support] Add mapped_file_region::sync(), equivalent to msync (PR #153632)   Steven Wu via llvm-commits
• [llvm] [FileSystem] Allow exclusive file lock (PR #114098)   Steven Wu via llvm-commits
• [llvm] [FileSystem] Allow exclusive file lock (PR #114098)   Steven Wu via llvm-commits
• [llvm] [CAS] Add MappedFileRegionBumpPtr (PR #114099)   Steven Wu via llvm-commits
• [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when Zilsd is enabled (PR #153595)   Sudharsan Veeravalli via llvm-commits
• [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when Zilsd is enabled (PR #153595)   Sudharsan Veeravalli via llvm-commits
• [llvm] [RISCV] Generate QC_INSB/QC_INSBI instructions from OR of AND Imm (PR #154023)   Sudharsan Veeravalli via llvm-commits
• [llvm] [RISCV] Generate QC_INSB/QC_INSBI instructions from OR of AND Imm (PR #154023)   Sudharsan Veeravalli via llvm-commits
• [llvm] [SCEV] Consider non-volatile memory intrinsics as not having side-effect for forward progress (PR #150916)   Sushant Gokhale via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   Tarun Prabhu via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   Tarun Prabhu via llvm-commits
• [llvm] [llvm][LICM] Add flag to control re-association (PR #149829)   Theodoros Theodoridis via llvm-commits
• [llvm] [llvm][LICM] Add flag to control re-association (PR #149829)   Theodoros Theodoridis via llvm-commits
• [llvm] [llvm][LICM] Limit multi-use BOAssociation to FP and Vector (PR #149829)   Theodoros Theodoridis via llvm-commits
• [llvm] [llvm][LICM] Limit multi-use BOAssociation to FP and Vector (PR #149829)   Theodoros Theodoridis via llvm-commits
• [llvm] Reapply "[WebAssembly] Constant fold wasm.dot" (PR #153070)   Thomas Lively via llvm-commits
• [llvm] Reapply "[WebAssembly] Constant fold wasm.dot" (PR #153070)   Thomas Lively via llvm-commits
• [clang] [llvm] [NVPTX] Consolidate and cleanup various NVPTXISD nodes (NFC) (PR #145581)   Thomas Raoux via llvm-commits
• [clang] [llvm] [NVPTX] Consolidate and cleanup various NVPTXISD nodes (NFC) (PR #145581)   Thomas Raoux via llvm-commits
• [clang] [llvm] [NVPTX] Consolidate and cleanup various NVPTXISD nodes (NFC) (PR #145581)   Thomas Raoux via llvm-commits
• [clang] [llvm] [NVPTX] Consolidate and cleanup various NVPTXISD nodes (NFC) (PR #145581)   Thomas Raoux via llvm-commits
• [llvm] [NFCI][msan] Refactor into 'horizontalReduce' (PR #152961)   Thurston Dang via llvm-commits
• [llvm] [NFCI][msan] Refactor into 'horizontalReduce' (PR #152961)   Thurston Dang via llvm-commits
• [llvm] [NFCI][msan] Refactor into 'horizontalReduce' (PR #152961)   Thurston Dang via llvm-commits
• [compiler-rt] [asan] Add test case for alignment of FakeStack frames (PR #152889)   Thurston Dang via llvm-commits
• [compiler-rt] [asan] Add test case for alignment of FakeStack frames (PR #152889)   Thurston Dang via llvm-commits
• [compiler-rt] e860896 - [asan] Disable fakestack_alignment.ll test for Android   Thurston Dang via llvm-commits
• [compiler-rt] [llvm] [msan] Reland with even more improvement: Improve packed multiply-add instrumentation (PR #153353)   Thurston Dang via llvm-commits
• [compiler-rt] [llvm] [msan] Reland with even more improvement: Improve packed multiply-add instrumentation (PR #153353)   Thurston Dang via llvm-commits
• [compiler-rt] [llvm] [msan] Reland with even more improvement: Improve packed multiply-add instrumentation (PR #153353)   Thurston Dang via llvm-commits
• [llvm] [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (PR #153895)   Thurston Dang via llvm-commits
• [llvm] [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (PR #153895)   Thurston Dang via llvm-commits
• [llvm] [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (PR #153895)   Thurston Dang via llvm-commits
• [llvm] [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (PR #153895)   Thurston Dang via llvm-commits
• [compiler-rt] [llvm] [msan] Reland with even more improvement: Improve packed multiply-add instrumentation (PR #153353)   Thurston Dang via llvm-commits
• [llvm] [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (PR #153895)   Thurston Dang via llvm-commits
• [llvm] [msan] Add Instrumentation for Avx512 Instructions: pmaddw, pmaddubs (PR #153919)   Thurston Dang via llvm-commits
• [llvm] [msan] Add Instrumentation for Avx512 Instructions: pmaddw, pmaddubs (PR #153919)   Thurston Dang via llvm-commits
• [llvm] [msan] Add Instrumentation for Avx512 Instructions: pmaddw, pmaddubs (PR #153919)   Thurston Dang via llvm-commits
• [llvm] [msan] Handle AVX Vector Neural Network Instructions (VNNI) (PR #153927)   Thurston Dang via llvm-commits
• [llvm] [ADT] Use llvm::copy in SmallPtrSet.cpp (NFC) (PR #153930)   Tim Gymnich via llvm-commits
• [llvm] [ExecutionEngine] Remove unnecessary casts (NFC) (PR #153931)   Tim Gymnich via llvm-commits
• [llvm] [llvm] Proofread LangRef.rst (PR #153932)   Tim Gymnich via llvm-commits
• [llvm] [AMDGPU] Add an option to completely disable kernel argument preload (PR #153975)   Tim Gymnich via llvm-commits
• [llvm] [AMDGPU] Add an option to completely disable kernel argument preload (PR #153975)   Tim Gymnich via llvm-commits
• [llvm] AMDGPU gfx12: Add _dvgpr$ symbols for dynamic VGPRs (PR #148251)   Tim Renouf via llvm-commits
• [llvm] AMDGPU gfx12: Add _dvgpr$ symbols for dynamic VGPRs (PR #148251)   Tim Renouf via llvm-commits
• [llvm] AMDGPU gfx12: Add _dvgpr$ symbols for dynamic VGPRs (PR #148251)   Tim Renouf via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Tobias Hieta via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Tobias Hieta via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Tobias Hieta via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Tobias Hieta via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Tobias Hieta via llvm-commits
• [llvm] [Inliner] Report inlining decision before deleting Callee contents (PR #153616)   Tobias Stadler via llvm-commits
• [llvm] [LV] Emit all remarks for unvectorizable instructions (PR #153833)   Tobias Stadler via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Tom Eccles via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Tom Eccles via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Tom Eccles via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Tom Eccles via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Tom Eccles via llvm-commits
• [llvm] [mlir] [MLIR][OpenMP] Add MLIR Lowering Support for dist_schedule (PR #152736)   Tom Eccles via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Tom Eccles via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Tom Eccles via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Tom Eccles via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Tom Eccles via llvm-commits
• [flang] [llvm] [flang] Optimize `acospi` precision (PR #152869)   Tom Eccles via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [clang] [llvm] workflows/release-binaries: Enable Windows x86 builds (PR #128274)   Tom Stellard via llvm-commits
• [llvm] [AVR] Add extra codegen test (PR #152902)   Tom Vijlbrief via llvm-commits
• [llvm] [AVR] Add extra codegen test (PR #152902)   Tom Vijlbrief via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Tomer Shafir via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Tomer Shafir via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Tomer Shafir via llvm-commits
• [llvm] [utils][UpdateTestChecks] Warn about possible target triple mismatch (PR #149645)   Tomer Shafir via llvm-commits
• [llvm] [AArch64] Remove wrong processor feature (PR #151289)   Tomer Shafir via llvm-commits
• [llvm] [LLVM][Coverage][Unittest] Fix dangling reference in unittest (PR #147118)   Tomohiro Kashiwada via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   Tomohiro Kashiwada via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   Tomohiro Kashiwada via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   Tomohiro Kashiwada via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   Tomohiro Kashiwada via llvm-commits
• [llvm] [llvm-readobj][COFF] Implement --coff-pseudoreloc in llvm-readobj to dump runtime pseudo-relocation records (PR #151816)   Tomohiro Kashiwada via llvm-commits
• [llvm] [LangRef] Rework DIExpression docs (PR #153072)   Tony Tye via llvm-commits
• [llvm] [PowerPC] Exploit xxeval instruction for operations of the form ternary(A,X,B) and ternary(A,X,C). (PR #152956)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] Exploit xxeval instruction for operations of the form ternary(A,X,B) and ternary(A,X,C). (PR #152956)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   Tony Varghese via llvm-commits
• [llvm] [AVR] Add extra codegen test (PR #152902)   Trevor Gross via llvm-commits
• [llvm] [Arm64EC] Add support for `half` (PR #152843)   Trevor Gross via llvm-commits
• [llvm] [Arm64EC] Add support for `half` (PR #152843)   Trevor Gross via llvm-commits
• [llvm] [Arm64EC] Add support for `half` (PR #152843)   Trevor Gross via llvm-commits
• [llvm] [SelectionDAG] Add `f16` soft promotion for `lrint` and `lround` (PR #152684)   Trevor Gross via llvm-commits
• [llvm] [LegacyPM] Print banner with newline when filter-print-funcs is given. (PR #153699)   Tyler Lanphear via llvm-commits
• [llvm] [LegacyPM] Print banner with newline when filter-print-funcs is given. (PR #153699)   Tyler Lanphear via llvm-commits
• [llvm] [LegacyPM] Print banner with newline when filter-print-funcs is given. (PR #153699)   Tyler Lanphear via llvm-commits
• [llvm] [LegacyPM] Print banner with newline when filter-print-funcs is given. (PR #153699)   Tyler Lanphear via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Tyler Lanphear via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Tyler Lanphear via llvm-commits
• [llvm] [LegacyPM][CGSCC] Print banner with newline when filter-print-funcs is given. (PR #153699)   Tyler Lanphear via llvm-commits
• [llvm] Revert "[CI] Make email check workflow fail when author's email is private in Github UI" (PR #149186)   Udit Kumar Agarwal via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   Ulrich Weigand via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   Ulrich Weigand via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   Ulrich Weigand via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   Ulrich Weigand via llvm-commits
• [compiler-rt] [Sanitizers][Darwin][Test] The top few frames are inaccurate in UBSan. (PR #153899)   Usama Hameed via llvm-commits
• [llvm] [ci] Add Emscripten workflow (PR #151928)   Vassil Vassilev via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   Vassil Vassilev via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Vedant Paranjape via llvm-commits
• [llvm] [SPIRV] Test files for SPV_INTEL_device_side_avc_motion_estimation,SPV_INTEL_fast_math_mode,SPV_KHR_bfloat16,SPV_KHR_untyped_pointers (PR #153549)   Victor Lomuller via llvm-commits
• [llvm] [SPIRV] Lower G_FMINIMUMNUM/G_FMAXIMUMNUM to OpenCL extended inst fmin/fmax (PR #153550)   Victor Lomuller via llvm-commits
• [llvm] [SPIRV] Test files for SPV_INTEL_device_side_avc_motion_estimation,SPV_INTEL_fast_math_mode,SPV_KHR_bfloat16,SPV_KHR_untyped_pointers (PR #153549)   Victor Lomuller via llvm-commits
• [llvm] [GISel] Fix crash in GlobalISel utils method (PR #153334)   Victor Mustya via llvm-commits
• [llvm] [GISel] Fix crash in GlobalISel utils method (PR #153334)   Victor Mustya via llvm-commits
• [llvm] [GISel] Fix crash in GlobalISel utils method (PR #153334)   Victor Mustya via llvm-commits
• [llvm] [GISel] Fix crash in GlobalISel utils method (PR #153334)   Victor Mustya via llvm-commits
• [llvm] [GISel] Fix crash in GlobalISel utils method (PR #153334)   Victor Mustya via llvm-commits
• [llvm] [GISel] Fix crash in GlobalISel utils method (PR #153334)   Victor Mustya via llvm-commits
• [llvm] [GISel] Fix crash in GlobalISel utils method (PR #153334)   Victor Mustya via llvm-commits
• [llvm] [DwarfDebug] Track abstract entities in DwarfUnit separately (PR #152680)   Vladislav Dzhidzhoev via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   Wael Yehia via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   Wael Yehia via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   Wael Yehia via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   Wael Yehia via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   Wael Yehia via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.is_in_ramp and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.is_in_ramp and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.is_in_ramp and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.is_in_ramp and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.is_in_ramp and drop return value of llvm.coro.end (PR #153404)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [Coroutines] fix coroutines + std::unique_ptr with async exceptions validation errors (PR #149691)   Weibo He via llvm-commits
• [llvm] [SPIRV] Lower G_FMINIMUMNUM/G_FMAXIMUMNUM to OpenCL extended inst fmin/fmax (PR #153550)   Wenju He via llvm-commits
• [llvm] [SPIRV] Lower G_FMINIMUMNUM/G_FMAXIMUMNUM to OpenCL extended inst fmin/fmax (PR #153550)   Wenju He via llvm-commits
• [llvm] [SPIRV] Lower G_FMINIMUMNUM/G_FMAXIMUMNUM to OpenCL extended inst fmin/fmax (PR #153550)   Wenju He via llvm-commits
• [llvm] [SPIRV] Lower G_FMINIMUMNUM/G_FMAXIMUMNUM to OpenCL extended inst fmin/fmax (PR #153550)   Wenju He via llvm-commits
• [llvm] [CodeGen] Ignore requiresStructuredCFG check in canSplitCriticalEdge if successor is loop header (PR #154063)   Wenju He via llvm-commits
• [llvm] Reapply "[X86] Correct 32-bit immediate assertion and fix 64-bit lowering for huge frame offsets" (PR #152239)   Wesley Wiser via llvm-commits
• [llvm] Reapply "[X86] Correct 32-bit immediate assertion and fix 64-bit lowering for huge frame offsets" (PR #152239)   Wesley Wiser via llvm-commits
• [llvm] Reapply "[X86] Correct 32-bit immediate assertion and fix 64-bit lowering for huge frame offsets" (PR #152239)   Wesley Wiser via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefined when building shared libraries (PR #128223)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefined when building shared libraries (PR #128223)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] do not relocate ABOSULTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [lld] [lld][WebAssembly] Do not relocate ABSOLUTE symbols (PR #153763)   YAMAMOTO Takashi via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script to clear release notes (PR #153593)   Yanzuo Liu via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script to clear release notes (PR #153593)   Yanzuo Liu via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Yanzuo Liu via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Yanzuo Liu via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Yanzuo Liu via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Yanzuo Liu via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Yanzuo Liu via llvm-commits
• [llvm] [AArch64] AArch64TargetLowering::computeKnownBitsForTargetNode - add support for AArch64ISD::MOV/MVN constants (PR #154039)   Yatao Wang via llvm-commits
• [llvm] [AArch64] AArch64TargetLowering::computeKnownBitsForTargetNode - add support for AArch64ISD::MOV/MVN constants (PR #154039)   Yatao Wang via llvm-commits
• [llvm] [AArch64] AArch64TargetLowering::computeKnownBitsForTargetNode - add support for AArch64ISD::MOV/MVN constants (PR #154039)   Yatao Wang via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Yaxun Liu via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Yaxun Liu via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Yaxun Liu via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Yaxun Liu via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Yaxun Liu via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   Yaxun Liu via llvm-commits
• [llvm] Fix compress/decompress in LLVM Offloading API (PR #150064)   Yaxun Liu via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Yingwei Zheng via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Yingwei Zheng via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Yingwei Zheng via llvm-commits
• [llvm] [llvm] Optimize usub.sat fix for #79690 (PR #151044)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Fold `lshr -> zext -> shl` patterns (PR #147737)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Fold `lshr -> zext -> shl` patterns (PR #147737)   Yingwei Zheng via llvm-commits
• [llvm] [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq 0, (and X, V - 1)" (PR #152851)   Yingwei Zheng via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Yingwei Zheng via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Yingwei Zheng via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] When canoncicalizing clamp like, also consider certain sgt/slt cases (PR #153240)   Yingwei Zheng via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Add Missed Optimization (PR #141962)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Add Missed Optimization (PR #141962)   Yingwei Zheng via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   Yingwei Zheng via llvm-commits
• [llvm] [IR] Add MemsetPatternInst to the MemIntrinsic hierarchy (PR #153301)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Fold integer unpack/repack patterns through ZExt (PR #153583)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [DemandedBits] Support non-constant shift amounts (PR #148880)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Fold `(x == A) || (x & -Pow2) == A + 1` into range check (PR #153842)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Fold `(x == A) || (x & -Pow2) == A + 1` into range check (PR #153842)   Yingwei Zheng via llvm-commits
• [llvm] [SROA] Use tree-structure merge to remove alloca (PR #152793)   Yingwei Zheng via llvm-commits
• [llvm] [SimplifyCFG] Handle that first matched eq cond in if chain can be Extra condition. (PR #154007)   Yingwei Zheng via llvm-commits
• [llvm] [SimplifyCFG] Handle that first matched eq cond in if chain can be Extra condition. (PR #154007)   Yingwei Zheng via llvm-commits
• [llvm] [InstCombine] Propagate invariant.load metadata across unpacked loads (PR #152186)   Yingwei Zheng via llvm-commits
• [llvm] [LVI] Add support for trunc nuw range. (PR #154021)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [VectorCombine] New folding pattern for extract/binop/shuffle chains (PR #145232)   Yingwei Zheng via llvm-commits
• [llvm] [IR] Add utilities for manipulating length of MemIntrinsic [nfc] (PR #153856)   Yingwei Zheng via llvm-commits
• [llvm] [IR] Add utilities for manipulating length of MemIntrinsic [nfc] (PR #153856)   Yingwei Zheng via llvm-commits
• [llvm] [AMDGPU] A SCHED_BARRIER in a bundle should not prevent other SCHED_BARRIERs to be considered (PR #152627)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] A SCHED_BARRIER in a bundle should not prevent other SCHED_BARRIERs to be considered (PR #152627)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Avoid bundling memops in a MBB if the MBB contains a SCHED_BARRIER (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Avoid bundling memops in a MBB if the MBB contains a SCHED_BARRIER (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Avoid bundling memops in a MBB if the MBB contains a SCHED_BARRIER (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Avoid bundling memops in a MBB if the MBB contains a SCHED_BARRIER (PR #153533)   Yoonseo Choi via llvm-commits
• [llvm] [AMDGPU] Avoid bundling memops in a MBB if the MBB contains a SCHED_BARRIER (PR #153533)   Yoonseo Choi via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script which clears release notes (PR #153593)   Younan Zhang via llvm-commits
• [llvm] expandFMINIMUMNUM_FMAXIMUMNUM: Improve compare between zeros (PR #140193)   YunQiang Su via llvm-commits
• [lld] [ELF][LoongArch] -r: Synthesize R_LARCH_ALIGN at input section start (PR #153935)   Zhaoxin Yang via llvm-commits
• [lld] [ELF][LoongArch] -r: Synthesize R_LARCH_ALIGN at input section start (PR #153935)   Zhaoxin Yang via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Zhaoxuan Jiang via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Zhaoxuan Jiang via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Zhaoxuan Jiang via llvm-commits
• [llvm] [CGData] Lazy loading support for stable function map (PR #151660)   Zhaoxuan Jiang via llvm-commits
• [llvm] [JITLink][RISC-V] Support R_RISCV_SET_ULEB128/R_RISCV_SUB_ULEB128 for… (PR #153778)   Zhijin Zeng via llvm-commits
• [llvm] [JITLink][RISC-V] Support R_RISCV_SET_ULEB128/R_RISCV_SUB_ULEB128 for… (PR #153778)   Zhijin Zeng via llvm-commits
• [llvm] [JITLink][RISC-V] Support R_RISCV_SET_ULEB128/R_RISCV_SUB_ULEB128 for… (PR #153778)   Zhijin Zeng via llvm-commits
• [llvm] [JITLink][RISC-V] Support R_RISCV_SET_ULEB128/R_RISCV_SUB_ULEB128 for… (PR #153778)   Zhijin Zeng via llvm-commits
• [llvm] Add LLVMGlobalAddDebugInfo to Core.cpp (PR #148747)   peter mckinna via llvm-commits
• [llvm] [NFCI][msan] Refactor into 'horizontalReduce' (PR #152961)   via llvm-commits
• [llvm] [NFCI][msan] Refactor into 'horizontalReduce' (PR #152961)   via llvm-commits
• [llvm] [LoongArch] Optimize inserting extracted element for v4i64/v8i32 (PR #152629)   via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   via llvm-commits
• [llvm] [AArch64] Change the cost of fma and fmuladd to match fmul. (PR #152963)   via llvm-commits
• [llvm] e8918c3 - [SCEV] Consider non-volatile memory intrinsics as not having side-effect for forward progress (#150916)   via llvm-commits
• [llvm] 35bad22 - [PredicateInfo] Use bitcast instead of ssa.copy (#151174)   via llvm-commits
• [llvm] a750fcb - [GVN] Check IndirectBr in Predecessor Terminators (#151188)   via llvm-commits
• [llvm] [GVN] Check IndirectBr in Predecessor Terminators (PR #151188)   via llvm-commits
• [llvm] 84b3158 - Revert "[PatternMatch] Add `m_[Shift]OrSelf` matchers." (#152953)   via llvm-commits
• [llvm] [LoongArch] Fix implicit PesudoXVINSGR2VR error (PR #152432)   via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   via llvm-commits
• [llvm] [VPlan] Remove some getCanonicalIV() uses. NFC (PR #152969)   via llvm-commits
• [llvm] 96775e9 - [GISel] Handle Flags in G_PTR_ADD Combines (#152495)   via llvm-commits
• [lld] [llvm] [lld][AArch64][Build Attributes] Add support for AArch64 Build Attributes (PR #144082)   via llvm-commits
• [lld] [llvm] [lld][AArch64][Build Attributes] Add support for AArch64 Build Attributes (PR #144082)   via llvm-commits
• [llvm] 37fe7a9 - [LV] Generate scalar xor for VPInstruction::Not if possible. (#152628)   via llvm-commits
• [llvm] [PowerPC] Exploit xxeval instruction for operations of the form ternary(A,X,B) and ternary(A,X,C). (PR #152956)   via llvm-commits
• [llvm] [AArch64] Correct SCVTF instructions for vector input (PR #152974)   via llvm-commits
• [llvm] 6fa13d7 - [InstCombine] Add additional known bits info for self multiply (#151202)   via llvm-commits
• [llvm] [InstCombine] Add additional known bits info for self multiply (PR #151202)   via llvm-commits
• [llvm] 9181a7e - [LV] Fix branch weights in epilogue min iteration check block (#152534)   via llvm-commits
• [llvm] aba0ce1 - [LV] Add new line to interleaving disabled message (#152722)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] [VPlan] Materialize Build(Struct)Vectors for VPReplicateRecipes. (NFCI) (PR #151487)   via llvm-commits
• [llvm] Add executed MC/DC TestVectors to `llvm-cov export` (PR #105511)   via llvm-commits
• [llvm] big archive recognition by the llvm-symbolizer (PR #150401)   via llvm-commits
• [llvm] big archive recognition by the llvm-symbolizer (PR #150401)   via llvm-commits
• [llvm] big archive recognition by the llvm-symbolizer (PR #150401)   via llvm-commits
• [llvm] big archive recognition by the llvm-symbolizer (PR #150401)   via llvm-commits
• [llvm] [TTI] Remove hasActiveVectorLength hook. NFC (PR #152977)   via llvm-commits
• [llvm] [TTI] Remove hasActiveVectorLength hook. NFC (PR #152977)   via llvm-commits
• [llvm] [TTI] Remove hasActiveVectorLength hook. NFC (PR #152977)   via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   via llvm-commits
• [llvm] [AArch64][MachineCombiner] Combine sequences of gather patterns (PR #152979)   via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   via llvm-commits
• [llvm] [LV] Improve accuracy of branch weights in epilogue iteration check block (PR #152980)   via llvm-commits
• [llvm] 4443b37 - [LAA] Pre-commit tests exercising different types (#151091)   via llvm-commits
• [llvm] 2ad1d77 - [AArch64] Match constants in SelectSMETileSlice (#151494)   via llvm-commits
• [llvm] 5bd39a0 - [AArch64][nfc] Remove duplicate [us]addl tests (#152664)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] [PowerPC] replace vector compare equal to with vector compare greater than (PR #150422)   via llvm-commits
• [llvm] 95c525b - [VPlan] Preserve nusw on VectorEndPointer (#151558)   via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   via llvm-commits
• [llvm] [AArch64] Replace SIMDLongThreeVectorBHSabd with SIMDLongThreeVectorBHS. (PR #152987)   via llvm-commits
• [llvm] acb86fb - [TTI] Consistently pass the pointer type to getAddressComputationCost. NFCI (#152657)   via llvm-commits
• [llvm] [Clang][OpenMP] OpenMP self_map clause - basic runtime (PR #146827)   via llvm-commits
• [llvm] aea82a7 - [VPlan] Remove some getCanonicalIV() uses. NFC (#152969)   via llvm-commits
• [llvm] [PredicateInfo] Handle trunc nuw i1 condition. (PR #152988)   via llvm-commits
• [compiler-rt] [cmake] Add cmake file for hexagon-builtins baremetal (PR #151500)   via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   via llvm-commits
• [llvm] [X86] Check if signed value is too large for fixup under some conditions (PR #150976)   via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   via llvm-commits
• [llvm] [SCCP] Add support for trunc nuw range. (PR #152990)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (PR #149358)   via llvm-commits
• [llvm] 330a589 - [PredicateInfo] Handle trunc nuw i1 condition. (#152988)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [AArch64] Fix stp kill when merging forward. (PR #152994)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] 13cd725 - [CoroSplit] Remove lifetime marker checks for subranges of allocas (#152886)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [LoopStrengthReduce] Encourage the creation of IVs whose increment can later be combined with memory instuctions (PR #152995)   via llvm-commits
• [llvm] [LoopStrengthReduce] Encourage the creation of IVs whose increment can later be combined with memory instuctions (PR #152995)   via llvm-commits
• [llvm] [TableGen] Avoid warnings with INT64_MIN (PR #152996)   via llvm-commits
• [llvm] [AMDGPU][GISel] Add inbounds flag to FLAT GISel tests (PR #153000)   via llvm-commits
• [llvm] f55281a - [RISCV] Add a high half PACKW+PACK pattern for RV64. (#152760)   via llvm-commits
• [llvm] [SCCP] Enable PredicateInfo for non-interprocedural SCCP (PR #153003)   via llvm-commits
• [llvm] [SCCP] Enable PredicateInfo for non-interprocedural SCCP (PR #153003)   via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   via llvm-commits
• [llvm] [LiveVariables] Mark use as implicit-def if defined at instr (PR #119446)   via llvm-commits
• [llvm] 2d7b55a - [SLP]Initial support for copyable elements   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [llvm] 9a29353 - AMDGPU: Handle multiple AGPR MFMA rewrites (#147975)   via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   via llvm-commits
• [llvm] [LV] Ignore user-specified interleave count when unsafe. (PR #153009)   via llvm-commits
• [clang] [llvm] [AVR] Only specify one legal int string in data layout (PR #153010)   via llvm-commits
• [llvm] [InstCombine] Fold `lshr -> zext -> shl` patterns (PR #147737)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] AMDGPU: Handle rewriting non-tied MFMA to AGPR form (PR #153015)   via llvm-commits
• [llvm] [SDAG] Fix deferring constrained function calls (PR #153029)   via llvm-commits
• [llvm] [InstCombine] Canonicalize complex boolean expressions into ~((y | z) ^ x) via 3-input truth table (PR #149530)   via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   via llvm-commits
• [llvm] [CodeGen][RISCV] Add support of RISCV nontemporal to vector predication instructions. (PR #153033)   via llvm-commits
• [llvm] [CodeGen][RISCV] Add support of RISCV nontemporal to vector predication instructions. (PR #153033)   via llvm-commits
• [llvm] [CodeGen][RISCV] Add support of RISCV nontemporal to vector predication instructions. (PR #153033)   via llvm-commits
• [llvm] [CodeGen][RISCV] Add support of RISCV nontemporal to vector predication instructions. (PR #153033)   via llvm-commits
• [llvm] [CodeGen][RISCV] Add support of RISCV nontemporal to vector predication instructions. (PR #153033)   via llvm-commits
• [llvm] [LV] Pre-commit test for vectorisation of SAXPY unrolled by 5 (NFC). (PR #153039)   via llvm-commits
• [llvm] 40a469f - Reapply "[X86] Correct 32-bit immediate assertion and fix 64-bit lowering for huge frame offsets" (#152239)   via llvm-commits
• [llvm] [Offload] Improve `olDestroyQueue` logic (PR #153041)   via llvm-commits
• [llvm] [RFC] Extend MemoryEffects to Support Target-Specific Memory Locations (PR #148650)   via llvm-commits
• [llvm] 19ada02 - PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (#129744)   via llvm-commits
• [llvm] [DAGCombiner] Fold setcc of trunc, generalizing some NVPTX isel logic (PR #150270)   via llvm-commits
• [llvm] PreISelIntrinsicLowering: Lower llvm.log to a loop if scalable vec arg (PR #129744)   via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   via llvm-commits
• [llvm] [InstCombine] Remove checks for -1 and 0 in saturated unsigned add (NFC) (PR #153047)   via llvm-commits
• [llvm] [InstCombine] Remove checks for -1 and 0 in saturated unsigned add (NFC) (PR #153047)   via llvm-commits
• [llvm] [InstCombine] Remove checks for -1 and 0 in saturated unsigned add (NFC) (PR #153047)   via llvm-commits
• [llvm] [InstCombine] Remove checks for -1 and 0 in saturated unsigned add (NFC) (PR #153047)   via llvm-commits
• [llvm] 7b41c2f - [flang] Optimize `acospi` precision (#152869)   via llvm-commits
• [llvm] 81b576e - [RISCV] Cost casts with illegal types that can't be legalized (#153030)   via llvm-commits
• [llvm] [InstCombine] Remove checks for -1 and 0 in saturated unsigned add (NFC) (PR #153047)   via llvm-commits
• [flang] [llvm] [MLIR][OpenMP] Add a new AutomapToTargetData conversion pass in FIR (PR #153048)   via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   via llvm-commits
• [clang] [llvm] [AIX] Implement the ifunc attribute. (PR #153049)   via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   via llvm-commits
• [llvm] [AMDGPU] Add pass to align inner loops (PR #152356)   via llvm-commits
• [llvm] [AMDGPU] Add pass to align inner loops (PR #152356)   via llvm-commits
• [llvm] [SPARC] Add a test for `half` support (NFC) (PR #152723)   via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   via llvm-commits
• [llvm] [SimplifyCfg] Handle trunc nuw i1 condition in Equality comparison. (PR #153051)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   via llvm-commits
• [llvm] [Xtensa] Fix function signature after e92b7e9641 (PR #153054)   via llvm-commits
• [llvm] 049953f - [OMPIRBuilder] Avoid invalid debug location. (#151306)   via llvm-commits
• [compiler-rt] [rtsan] Support legacy pthread_cond variables (PR #152947)   via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   via llvm-commits
• [llvm] fb1035c - [DirectX] Fix resource binding analysis incorrectly removing duplicates (#152253)   via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only. (PR #153053)   via llvm-commits
• [llvm] [OMPIRBuilder] Fix build failure after 151306. (PR #153061)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions with positive numbers only (PR #153053)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions (PR #153053)   via llvm-commits
• [llvm] [RISCV] Cost casts with illegal types that can't be legalized (PR #153030)   via llvm-commits
• [llvm] [AMDGPU] Change default loop alignment for GFX9 and higher targets (PR #153065)   via llvm-commits
• [llvm] [AMDGPU] Change default loop alignment for GFX9 and higher targets (PR #153065)   via llvm-commits
• [llvm] 3746bd2 - [OMPIRBuilder][NFC] Fix build failure after 151306. (#153061)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions (PR #153053)   via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   via llvm-commits
• [llvm] Revert "[DFAJumpThreading] Prevent pass from using too much memory." (PR #153075)   via llvm-commits
• [llvm] Revert "[DFAJumpThreading] Prevent pass from using too much memory." (PR #153075)   via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   via llvm-commits
• [llvm] [AMDGPU][Scheduler] Scoring system for rematerialization candidates (PR #153092)   via llvm-commits
• [llvm] [NVPTX] Add intrinsic range to nvvm_read_ptx_sreg_laneid (PR #153099)   via llvm-commits
• [compiler-rt] e36bd61 - [asan] Add test case for alignment of FakeStack frames (#152889)   via llvm-commits
• [llvm] [NVPTX] Add intrinsic range to nvvm_read_ptx_sreg_laneid (PR #153099)   via llvm-commits
• [llvm] ef50227 - [NFCI][msan] Refactor into 'horizontalReduce' (#152961)   via llvm-commits
• [llvm] 00c4be3 - [Test] Add and update tests for `lrint`/`llrint` (NFC) (#152662)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [llvm] [AMDGPU] Change default loop alignment for GFX9 and higher targets (PR #153065)   via llvm-commits
• [llvm] [MachineCSE] Trivially coalesce subreg copies to expose CSE (PR #153120)   via llvm-commits
• [llvm] AArch64: Remove int128 compiler-rt calls from arm64ec renames (PR #153124)   via llvm-commits
• [llvm] [Support] Make IsLittleEndianHost constexpr (NFC) (PR #153125)   via llvm-commits
• [llvm] [ADT] Reduce memory allocation in SmallPtrSet::reserve() (PR #153126)   via llvm-commits
• [llvm] [ADT] Simplify getFirstEl (NFC) (PR #153127)   via llvm-commits
• [llvm] [llvm-objdump] Remove unnecessary casts (NFC) (PR #153128)   via llvm-commits
• [clang] [llvm] [WIP] ABI Lowering Library (PR #140112)   via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   via llvm-commits
• [llvm] 06cc888 - [Support] Make IsLittleEndianHost constexpr (NFC) (#153125)   via llvm-commits
• [llvm] f90ded5 - [ADT] Reduce memory allocation in SmallPtrSet::reserve() (#153126)   via llvm-commits
• [llvm] 478aa02 - [ADT] Simplify getFirstEl (NFC) (#153127)   via llvm-commits
• [llvm] c2bf1ca - [llvm-objdump] Remove unnecessary casts (NFC) (#153128)   via llvm-commits
• [llvm] f8a6905 - [llvm] Proofread CMake.rst (#153129)   via llvm-commits
• [llvm] [IndVarSimplify] Fix Masking Issue by Adding nsw/nuw Flags to Trunc Instruction (PR #150179)   via llvm-commits
• [llvm] 92f97cb - [SPARC] Add a test for `half` support (NFC) (#152723)   via llvm-commits
• [llvm] 53af2e6 - [AMDGPU][GISel] Add inbounds flag to FLAT GISel tests (#153000)   via llvm-commits
• [llvm] 9e8f7ac - [RISCV] Track Linker Relaxable through Assembly Relaxation (#152602)   via llvm-commits
• [llvm] 66aa46d - Reapply "[Object] Parsing and dumping of SFrame Frame Row Entries" (#152650) (#152695)   via llvm-commits
• [llvm] e9ece17 - [AMDGPU][GISel] Only fold flat offsets if they are inbounds (#153001)   via llvm-commits
• [llvm] d0c9599 - [AArch64][SME] Use entry pstate.sm for conditional streaming-mode changes (#152169)   via llvm-commits
• [llvm] 296e057 - [DAG] SelectionDAG::canCreateUndefOrPoison - add ISD::FMA/FMAD + tests (#152187)   via llvm-commits
• [llvm] d64e6b5 - [utils][UpdateTestChecks] Warn about possible target triple mismatch (#149645)   via llvm-commits
• [llvm] a6e870d - [IRLinker] Don't add duplicate named MD node operand to dest module (#146020)   via llvm-commits
• [llvm] 0bfa171 - [LV] Create in-loop sub reductions (#147026)   via llvm-commits
• [llvm] 8140779 - [LV] Improve accuracy of branch weights in epilogue iteration check block (#152980)   via llvm-commits
• [llvm] 7f763d9 - [AArch64] Support symmetric complex deinterleaving with higher factors (#151295)   via llvm-commits
• [llvm] 5d54a57 - [AMDGPU] AMDGPULateCodeGenPrepare Legacy PM: replace `setPreservesAll()` with `setPreservesCFG()` (#148167)   via llvm-commits
• [compiler-rt] cb1f1a7 - [TSan] Fix deadlocks during TSan error reporting on Apple platforms (#151495)   via llvm-commits
• [llvm] 598f21e - [PowerPC] need to set CallFrameSize for the pass PPCReduceCRLogicals when insert a new block (#151017)   via llvm-commits
• [llvm] 1840106 - [SCCP] Add support for trunc nuw range. (#152990)   via llvm-commits
• [llvm] 48da848 - [Xtensa] Add esp32/esp8266 cpus implementation. (#152409)   via llvm-commits
• [llvm] 2a49719 - [SelectionDAGBuilder] Look for appropriate INLINEASM_BR instruction to verify (#152591)   via llvm-commits
• [llvm] 1d30f71 - [AMDGPU] Make ds/global load intrinsics IntrArgMemOnly (#152792)   via llvm-commits
• [llvm] f88be47 - AMDGPU/GlobalISel: Switch a few tests to new-reg-bank-select (#153174)   via llvm-commits
• [llvm] 9115bef - [VectorCombine] Shrink loads used in shufflevector rebroadcasts. (#153138)   via llvm-commits
• [llvm] 4242589 - [VPlan] Materialize VF and VFxUF using VPInstructions. (#152879)   via llvm-commits
• [llvm] ef5e65d - [AArch64] Fix stp kill when merging forward. (#152994)   via llvm-commits
• [llvm] bbde6be - [llvm] Support multiple save/restore points in mir (#119357)   via llvm-commits
• [llvm] 89ea9df - [NFCI[TableGen] Minor improvements to `Intrinsic::getAttributes` (#152761)   via llvm-commits
• [llvm] c69355e - [TableGen] Use `getValueInit` to reduce code duplication (NFC) (#153167)   via llvm-commits
• [llvm] 54d0061 - [Utils] update_llc_test_checks.py: updated the regexp for ARM target (#148287)   via llvm-commits
• [llvm] 2f9f92a - [TableGen] Use getValueAsOptionalDef to simplify code (NFC) (#153170)   via llvm-commits
• [llvm] d455d45 - [RISCV][VLOPT] Added support for several vector crypto instructions (#153071)   via llvm-commits
• [llvm] 62d0b71 - [OMPIRBuilder] Avoid invalid debug location. (#153190)   via llvm-commits
• [llvm] 6f3b360 - Revert "[ADT] Simplify getFirstEl (NFC)" (#153201)   via llvm-commits
• [llvm] 111219e - [SPARC] Use FMA instructions when we have UA2007 (#148434)   via llvm-commits
• [llvm] b09b05a - [M68k] Fix incorrect boolean content type (#152572)   via llvm-commits
• [llvm] 6abbfca - [SPIR-V] Fix OpVectorShuffle undef emission (#151993)   via llvm-commits
• [compiler-rt] 03372c7 - Revert "[libFuzzer] always install signal handler with SA_ONSTACK" (#153114)   via llvm-commits
• [compiler-rt] 457b14c - Reapply "[asan] Fix misalignment of variables in fake stack frames" (#153139) (#153142)   via llvm-commits
• [llvm] 9a17451 - [NFCI][msan] Precommit tests for AVX-VNNI (#153135)   via llvm-commits
• [llvm] 54f92c7 - [RemoveDIs][AMDGPU] Replace defunct getAssignmentMarkers call (#153212)   via llvm-commits
• [compiler-rt] 2198932 - [sanitizer] Downgrade TestPTrace() Reports to VReport (#152350)   via llvm-commits
• [llvm] 544562e - [DirectX] Remove lifetime intrinsics and run Dead Store Elimination (#152636)   via llvm-commits
• [llvm] 74fbdbf - [RISCV][GISel][NFC] Add MIR legalizer tests for G_UADDE (rv32 & rv64) (#152827)   via llvm-commits
• [llvm] dda996b - [CAS] Add LLVMCAS library with InMemoryCAS implementation (#114096)   via llvm-commits
• [llvm] e2bbd6d - [VectorCombine][AMDGPU] Narrow Phi of Shuffles. (#140188)   via llvm-commits
• [llvm] d99b043 - [TableGen] Move hasCompleteDecoder bit from Operand to DAGOperand (#153165)   via llvm-commits
• [llvm] 348f01f - [WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128 (#149461)   via llvm-commits
• [llvm] c430e06 - [win][arm64ec] Fix duplicate errors with the dontcall attribute (#152810)   via llvm-commits
• [llvm] 9b93ccb - [RISCV] Fix Immediate Check for Xqcibi UGT (#153141)   via llvm-commits
• [llvm] 4d629f9 - [MIR] Remove std::variant from multiple save/restore point handling [nfc] (#153226)   via llvm-commits
• [llvm] cd1c58a - [CAS] Fix a link error introduced by CAS (#153235)   via llvm-commits
• [llvm] d66a28f - [MachineFrameInfo] Use SmallVector::assign. NFC (#153230)   via llvm-commits
• [llvm] 3589234 - [AMDGPU] Remove dead VOP1_Real_NO_DPP_OP_SEL_with_name. NFC. (#153245)   via llvm-commits
• [llvm] 2e9944a - Generate an .sframe section with a skeleton header (#151223)   via llvm-commits
• [llvm] 1ffc38c - [TableGen][DecoderEmitter] Remove unused variables (NFC) (#153262)   via llvm-commits
• [llvm] a8e0dba - [AMDGPU] Use HasTransposeLoadF4F6Insts predicate on global_load_tr_* (#153266)   via llvm-commits
• [llvm] ca05058 - [IA][RISCV] Recognize deinterleaved loads that could lower to strided segmented loads (#151612)   via llvm-commits
• [llvm] 919021b - [Arm64EC] Add support for `half` (#152843)   via llvm-commits
• [llvm] 49b17a0 - [MIR] Further cleanup on mutliple save/restore point support [nfc] (#153250)   via llvm-commits
• [llvm] af67e0f - [AMDGPU] Remove obsolete comments from VOP1Instructions.td. NFC. (#153249)   via llvm-commits
• [llvm] 1ca8ad2 - [SPIRV] Create a new OpSelect selector and fix register types. (#152311)   via llvm-commits
• [llvm] da3182a - [LLVM][docs] Update full list of options for LLVM_TARGETS_TO_BUILD (#153299)   via llvm-commits
• [llvm] 9526d3b - [DirectX][objdump] Add support for printing signatures (#152531)   via llvm-commits
• [llvm] 8710571 - [AMDGPU] Fixed llvm-debuginfo-analyzer for AMDGPU. (#145125)   via llvm-commits
• [llvm] d0ee820 - [AMDGPU] Add s_barrier_init|join|leave instructions (#153296)   via llvm-commits
• [llvm] 6e59d1d - Revert "[DirectX][objdump] Add support for printing signatures" (#153313)   via llvm-commits
• [llvm] 2a82e23 - Fix handling of dontcall attributes for arches that lower calls via fastSelectInstruction (#153302)   via llvm-commits
• [llvm] 6032ff6 - [CAS] Fix a bug in CAS storeFromOpenFileImpl (#153315)   via llvm-commits
• [llvm] 374cbfd - [licm] clone `MD_prof` when hoisting conditional branch (#152232)   via llvm-commits
• [llvm] 9e6b291 - [NVPTX] miscellaneous minor cleanup (NFC) (#152329)   via llvm-commits
• [llvm] ba603b5 - [msan] Improve packed multiply-add instrumentation (#152941)   via llvm-commits
• [llvm] 9217b6a - [VPlan] Enforce that there is only ever one header mask. NFC (#152489)   via llvm-commits
• [llvm] d40d04f - AArch64: Remove int128 compiler-rt calls from arm64ec renames (#153124)   via llvm-commits
• [llvm] db96363 - [AMDGPU] Avoid put implicit_def into bundle that break reg's liveness (#142563)   via llvm-commits
• [llvm] cf00284 - Revert "[msan] Improve packed multiply-add instrumentation" (#153343)   via llvm-commits
• [llvm] bce0f9d - [DA] Extract duplicated logic from gcdMIVtest (NFCI) (#152688)   via llvm-commits
• [llvm] 8f3254a - [TableGen][DecoderEmitter] Returns insn_t / std::vector<Islands> by value (NFC) (#153354)   via llvm-commits
• [llvm] db126d8 - CodeGen: Make MachineFunction's subtarget member a reference (#153352)   via llvm-commits
• [llvm] 2415e3b - [NFC][MC][GOFF] Use `llvm_unreachable` for unreachable case (#152930)   via llvm-commits
• [llvm] d32793c - Revert "[WebAssembly] Combine i128 to v16i8 for setcc & expand memcmp for 16 byte loads with simd128" (#153360)   via llvm-commits
• [llvm] b9138bd - [LV][EVL] More lit tests for interleaved access. nfc (#152959)   via llvm-commits
• [llvm] 271688b - [AArch64][SME] Port all SME routines to RuntimeLibcalls (#152505)   via llvm-commits
• [llvm] bf6796f - [DA] Extract duplicated logic from exactSIVtest and exactRDIVtest (NFC) (#152712)   via llvm-commits
• [llvm] 420a5de - [AMDGPU] Ignore inactive VGPRs in .vgpr_count (#149052)   via llvm-commits
• [llvm] dc41571 - [llvm][docs] Update CMake commands for cross compiling Arm builtins (#151544)   via llvm-commits
• [llvm] 240c454 - [CodeGen] Remove default ctors for InputArg and OutputArg (#153205)   via llvm-commits
• [compiler-rt] 8c8f328 - [compiler-rt] Don't run arm64e builtins tests on darwin. (#153312)   via llvm-commits
• [llvm] d35686b - [llvm-exegesis] Print generated assembly snippet (#142540)   via llvm-commits
• [llvm] d13341d - [RemoveDIs][NFC] Remove getAssignmentMarkers (#153214)   via llvm-commits
• [llvm] bdddff2 - [RISCV][RVV] Prohibit conversion of scalar store to single-element vse if vmv.x.s has multiple uses (#152112)   via llvm-commits
• [llvm] 1f2fb8e - [AArch64] Tune unrolling prefs for more patterns on Apple CPUs (#149358)   via llvm-commits
• [llvm] 48beed5 - Revert "[AArch64][SME] Port all SME routines to RuntimeLibcalls" (#153392)   via llvm-commits
• [llvm] 9c361cc - [TableGen] Avoid duplicate variable names in RuntimeLibcallsEmitter (partial reland of #152505) (#153398)   via llvm-commits
• [llvm] 69452d5 - [AArch64][llvm] Unify AArch64 tests into a single file (1/4) (NFC) (#146328)   via llvm-commits
• [llvm] b010b7e - Remember LLVM_ENABLE_LIBCXX setting in installed configuration (#139712)   via llvm-commits
• [compiler-rt] c198c14 - [sanitizer_common] Use os_log for DriverKit as os_log_error is undefined (#148848)   via llvm-commits
• [llvm] b878793 - [AArch64][llvm] Unify AArch64 tests into a single file (2/4) (NFC) (#146329)   via llvm-commits
• [llvm] 4d4966d - AMDGPU/GlobalISel: Add regbanklegalize rules for ptr-add (#153175)   via llvm-commits
• [llvm] 8453f20 - [AArch64][llvm] Unify AArch64 tests into a single file (3/4) (NFC) (#146330)   via llvm-commits
• [llvm] 0a9ca5d - TableGen: Add failing function to libcall emitter error message (#153390)   via llvm-commits
• [llvm] e50372c - [TableGen] Emit integers in GlobalISelMatchTable as unsigned (#153391)   via llvm-commits
• [llvm] 7bd0c5f - [AArch64][llvm] Unify AArch64 tests into a single file (4/4) (NFC) (#146331)   via llvm-commits
• [llvm] 489a41d - [RISCV][VLOPT] Added support for the zvbc and the remaining zvbb instructions (#153234)   via llvm-commits
• [llvm] d107c29 - [VPlan] Strip unused CanonicalIVTy arg (NFC) (#153418)   via llvm-commits
• [llvm] 6129e4c - [MCA] Add ReadState::dump (#153345)   via llvm-commits
• [llvm] d21feb5 - [AMDGPU] Fix crash for inline-asm inputs of type MVT::Other (#153425)   via llvm-commits
• [llvm] f316009 - [RemoveDIs][NFC] Remove more dbg.assign intrinsics code paths (#153371)   via llvm-commits
• [llvm] 57fb38a - [RISCV] Indent body of let scopes in RISCVInstrInfoP.td. NFC (#153349)   via llvm-commits
• [llvm] 7efceca - [nfc][pgo] `const`-ify some APIs in `InstrProfSymtab` (#153284)   via llvm-commits
• [llvm] 3784bfa - [TableGen] Fix GIMT_Encode8 with a large argument (#153429)   via llvm-commits
• [llvm] 498ef36 - [CodeGen] Make OrigTy in CC lowering the non-aggregate type (#153414)   via llvm-commits
• [llvm] 77044f9 - [SeparateConstOffsetFromGEP] Decompose constant xor operand if possible (#150438)   via llvm-commits
• [llvm] 3ecd331 - [CAS] Fix MSVC warning after #114096 (#153430)   via llvm-commits
• [llvm] 9871adc - [coro] [async] Make sure to reprocess non-split async functions (#153419)   via llvm-commits
• [llvm] 55b5ab1 - [ADT] Use llvm::bit_ceil in SmallPtrSet::reserve (NFC) (#153356)   via llvm-commits
• [llvm] 3fe9332 - [ARM] Remove unnecessary casts (NFC) (#153357)   via llvm-commits
• [llvm] 4393d16 - [llvm] Proofread LangRef.rst (#153358)   via llvm-commits
• [llvm] 1f04b15 - [Vectorize] Remove a redundant call to std::unique_ptr<T>::get (NFC) (#153359)   via llvm-commits
• [llvm] 7350112 - [CAS] Disable CAS unittests that requires threads (#153434)   via llvm-commits
• [llvm] 63cc2e3 - [PowerPC][CodeGen] Expand ISD::AssertNoFPClass for ppc_fp128 (#152357)   via llvm-commits
• [llvm] 85cd3d9 - Work around documented Linux mmap bug. (#152595)   via llvm-commits
• [llvm] 06d2d1e - [ARM] Protect against odd sized vectors in isVTRNMask and friends (#153413)   via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   via llvm-commits
• [llvm] [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (PR #153483)   via llvm-commits
• [llvm] [InstCombine][missed-optimizations] Fold out-of-range bits for squaring signed integers (PR #153484)   via llvm-commits
• [llvm] [InstCombine][missed-optimizations] Fold out-of-range bits for squaring signed integers (PR #153484)   via llvm-commits
• [llvm] [InstCombine] Fold out-of-range bits for squaring signed integers (PR #153484)   via llvm-commits
• [llvm] [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (PR #153485)   via llvm-commits
• [llvm] Work around documented Linux mmap bug. (PR #152595)   via llvm-commits
• [llvm] [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (PR #153487)   via llvm-commits
• [llvm] [AMDGPU] Fix the comment for OperandType. NFC. (PR #153489)   via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   via llvm-commits
• [llvm] 4936fc5 - [PowerPC][NFC] Pre-commit test case: use millicode for strlen instead of libcal (#153466)   via llvm-commits
• [llvm] [InstCombine] Fold out-of-range bits for squaring signed integers (PR #153484)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   via llvm-commits
• [llvm] [LV] Use shl for (VFxUF * vscale) when creating minimum iter check. (PR #153495)   via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   via llvm-commits
• [llvm] [SROA] Use tree-structure merge to remove alloca (PR #152793)   via llvm-commits
• [llvm] c5105c1 - [GlobalISel] Fix bitcast fewerElements with scalar narrow types. (#153364)   via llvm-commits
• [llvm] 08eff57 - [ADT] Add signed and unsigned mulExtended to APInt (#153399)   via llvm-commits
• [flang] [llvm] [flang/flang-rt] Add -isysroot flag only to tests really requiring (PR #152914)   via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   via llvm-commits
• [clang] [llvm] [AMDGPU] Extend __builtin_amdgcn_ds_bpermute argument types (PR #153501)   via llvm-commits
• [llvm] [RISCV] Add MC support for P extensions with scalar second operands. (PR #153502)   via llvm-commits
• [llvm] [llvm-objcopy][COFF] Update WinCFGuard section contents after stripping (PR #153322)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [llvm] [DWARFVerifier] Verify that DW_AT_LLVM_stmt_sequence is set correctly (PR #152807)   via llvm-commits
• [compiler-rt] [compiler-rt][Fuchsia] Change GetMaxUserVirtualAddress to invoke syscall (PR #153309)   via llvm-commits
• [clang] [llvm] [LLVM] Introduce 'llvm-offload-wrapper' tool (PR #153504)   via llvm-commits
• [llvm] 32f1fe3 - ARM: Move calling conv config to RuntimeLibcalls (#152065)   via llvm-commits
• [llvm] [llvm-debuginfo-analyzer] Fixed some DWARF related bugs (PR #153318)   via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   via llvm-commits
• [llvm] [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (PR #153510)   via llvm-commits
• [llvm] [AArch64] Prefer comparison with 0 with checking sign flag only (PR #153511)   via llvm-commits
• [llvm] [AArch64] Prefer comparison with 0 with checking sign flag only (PR #153511)   via llvm-commits
• [llvm] [AArch64] Prefer comparison with 0 with checking sign flag only (PR #153511)   via llvm-commits
• [llvm] [AMDGPU] Generate waterfall for calls with SGPR(inreg) argument (PR #146997)   via llvm-commits
• [llvm] [Attributor] Propagate alignment through ptrmask (PR #150158)   via llvm-commits
• [llvm] b671979 - [NVPTX] Remove `UnsafeFPMath` uses (#151479)   via llvm-commits
• [llvm] [NVPTX] Remove `UnsafeFPMath` uses (PR #151479)   via llvm-commits
• [llvm] [ADT] Add `from_range` constructor for (Small)DenseMap (PR #153515)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [llvm] e4fd6ba - [PHIElimination] Preserve MachinePostDominatorTree (#153346)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [llvm] [AMDGPU] Preserve post dominator tree through SILowerControlFlow (PR #153528)   via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf implementation to header-only in src/__support/math folder. (PR #153427)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (PR #153530)   via llvm-commits
• [llvm] af06835 - [VPlan] Use parameter packs to avoid unary/binary/ternary matchers. NFC (#152272)   via llvm-commits
• [llvm] [AMDGPU] Generate waterfall for calls with SGPR(inreg) argument (PR #146997)   via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   via llvm-commits
• [llvm] [AMDGPU] Do not bundle meta instructions with memops (PR #153533)   via llvm-commits
• [llvm] 9f96e3f - [SelectionDAG] Pass SDValue to InstrEmitter::EmitCopyFromReg. NFC (#153485)   via llvm-commits
• [llvm] [RISCV] Add CodeGen support for qc.insbi and qc.insb insert instructions (PR #152447)   via llvm-commits
• [llvm] ace08d5 - [RISCV] Add MC support for more P extension instructions. (#153458)   via llvm-commits
• [llvm] [RISCV] Add CodeGen support for qc.insbi and qc.insb insert instructions (PR #152447)   via llvm-commits
• [compiler-rt] [compiler-rt] Avoid depending on the libnvmm header for NetBSD (PR #153534)   via llvm-commits
• [llvm] [RISCV] Add CodeGen support for qc.insbi and qc.insb insert instructions (PR #152447)   via llvm-commits
• [llvm] [AMDGPU] Generate waterfall for calls with SGPR(inreg) argument (PR #146997)   via llvm-commits
• [compiler-rt] aa503f6 - [compiler-rt][libFuzzer] Add %run directives to focus-function.test (#153185)   via llvm-commits
• [compiler-rt] [compiler-rt][libFuzzer] Add %run directives to focus-function.test (PR #153185)   via llvm-commits
• [llvm] [BranchFolding] Avoid moving blocks to fall through to an indirect target (PR #152916)   via llvm-commits
• [clang] [llvm] [ARM] enable FENV_ACCESS pragma support for hard-float targets (PR #137101)   via llvm-commits
• [llvm] [BranchFolding] Avoid moving blocks to fall through to an indirect target (PR #152916)   via llvm-commits
• [llvm] d9d9d9a - [ARM][MVE] Add shuffle costs for LDn and STn instructions. (#145304)   via llvm-commits
• [llvm] 742bcee - [AMDGPU] Drop duplicated field HasMatrixReuse. NFCI. (#153467)   via llvm-commits
• [llvm] cc0d227 - [AMDGPU] Disable s_setkill on gfx1250 (#153471)   via llvm-commits
• [llvm] fc911fe - [AMDGPU] Add HW_REG_IB_STS2 on gfx1250 (#153479)   via llvm-commits
• [llvm] 80d430d - [AMDGPU] Add MSG_SAVEWAVE_HAS_TDM on gfx1250 (#153483)   via llvm-commits
• [llvm] 1216152 - [AMDGPU] Fix the comment for OperandType. NFC. (#153489)   via llvm-commits
• [llvm] 23b65ed - [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (#153487)   via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   via llvm-commits
• [lld] [lld][WebAssembly] Allow linker-synthetic symbols to be undefine when… (PR #153537)   via llvm-commits
• [llvm] big archive recognition by the llvm-symbolizer (PR #150401)   via llvm-commits
• [llvm] big archive recognition by the llvm-symbolizer (PR #150401)   via llvm-commits
• [llvm] 71b066e - [RISCV] Add CodeGen support for qc.insbi and qc.insb insert instructions (#152447)   via llvm-commits
• [llvm] [RISCV] Add CodeGen support for qc.insbi and qc.insb insert instructions (PR #152447)   via llvm-commits
• [llvm] [llvm-lto2] Added version command for llvm-lto2 (PR #148866)   via llvm-commits
• [llvm] bbcac02 - ARM: Move more aeabi libcall config into tablegen (#152109)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [LoongArch] Fix implicit PesudoXVINSGR2VR error (PR #152432)   via llvm-commits
• [llvm] [VPlan] Handle canonical VPWidenIntOrFpInduction in branch-condition simplification (PR #153539)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   via llvm-commits
• [llvm] [MsgPack] Add code for floating point assignment and writes (PR #153544)   via llvm-commits
• [llvm] [AArch64][GlobalISel] Mark G_BR as always legal. NFC (PR #153545)   via llvm-commits
• [llvm] [AArch64][GlobalISel] Mark G_BR as always legal. NFC (PR #153545)   via llvm-commits
• [llvm] f393f2a - [BranchFolding] Avoid moving blocks to fall through to an indirect target (#152916)   via llvm-commits
• [llvm] f92afe7 - [AMDGPU] Preserve post dominator tree through SILowerControlFlow (#153528)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [llvm] 3014422 - [llvm] [InstCombine] fold "icmp eq (X + (V - 1)) & -V, X" to "icmp eq (and X, V - 1), 0" (#152851)   via llvm-commits
• [llvm] [LoopFuse] Don't preserve SCEV analysis (PR #153547)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [llvm] delete AMDGPU Unify Metadata pass (PR #153548)   via llvm-commits
• [llvm] delete AMDGPU Unify Metadata pass (PR #153548)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [llvm] [SPIRV] Test files for SPV_INTEL_device_side_avc_motion_estimation,SPV_INTEL_fast_math_mode,SPV_KHR_bfloat16,SPV_KHR_untyped_pointers (PR #153549)   via llvm-commits
• [llvm] [SPIRV] Lower G_FMINIMUMNUM/G_FMAXIMUMNUM to OpenCL extended inst fmin/fmax (PR #153550)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [llvm] [AMDGPU] Delete AMDGPU Unify Metadata pass (PR #153548)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [llvm] 18782db - [RISCV] Improve instruction selection for most significant bit extraction (#151687)   via llvm-commits
• [llvm] 01fac67 - [TTI] Add cost kind to getAddressComputationCost(). NFC. (#153342)   via llvm-commits
• [llvm] [VPlan] Replace EVL branch condition with (branch-on-count AVLNext, 0) (PR #152167)   via llvm-commits
• [clang] [llvm] Enable running ClangReplInterpreterTests in an Emscripten environment (PR #150977)   via llvm-commits
• [compiler-rt] b0151cb - [compiler-rt][hwasan][test] Tweak check in release-shadow.c (#153181)   via llvm-commits
• [llvm] 04aebbf - [AMDGPU] Delete AMDGPU Unify Metadata pass (#153548)   via llvm-commits
• [llvm] [AMDGPU] Delete AMDGPU Unify Metadata pass (PR #153548)   via llvm-commits
• [llvm] [X86] lowerShuffleAsLanePermuteAndPermute - ensure we've simplified the demanded shuffle mask elts before testing for a matching shuffle (PR #153554)   via llvm-commits
• [lld] [WebAssembly] Generate a call to __wasm_apply_global_tls_relocs in __wasm_init_memory (PR #149832)   via llvm-commits
• [llvm] 4aae7bc - ARM: Move half convert libcall config to tablegen (#153389)   via llvm-commits
• [llvm] ddb2dc5 - ARM: Move gnu half convert calling conv config into tablegen (#153394)   via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   via llvm-commits
• [llvm] [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (PR #153555)   via llvm-commits
• [llvm] [LoongArch] Fix implicit PesudoXVINSGR2VR error (PR #152432)   via llvm-commits
• [llvm] [LoongArch] Optimize inserting extracted element for v4i64/v8i32 (PR #152629)   via llvm-commits
• [llvm] [SystemZ] Allow forming overflow op for i128 (PR #153557)   via llvm-commits
• [llvm] [ARM] Fix after #153394 (PR #153561)   via llvm-commits
• [llvm] cd8c3bd - [ARM] Fix after #153394 (#153561)   via llvm-commits
• [llvm] [LoongArch] Fix implicit PesudoXVINSGR2VR error (PR #152432)   via llvm-commits
• [llvm] 5e7924a - [SelectionDAG] Handle more opcodes in isGuaranteedNotToBeUndefOrPoison (#147019)   via llvm-commits
• [llvm] 9315d70 - [LoongArch] Optimize inserting extracted element for v4i64/v8i32 (#152629)   via llvm-commits
• [llvm] [LoongArch] Optimize inserting extracted element for v4i64/v8i32 (PR #152629)   via llvm-commits
• [clang] [clang-tools-extra] [llvm] [clangd] introduce doxygen parser (PR #150790)   via llvm-commits
• [llvm] c96d0da - [X86] lowerShuffleAsLanePermuteAndPermute - ensure we've simplified the demanded shuffle mask elts before testing for a matching shuffle (#153554)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [InstComb] Allow more user for (add (ptrtoint %B), %O) to GEP transform. (PR #153566)   via llvm-commits
• [llvm] [SPIRV] Added support for 2 kernel query builtins (PR #142280)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] d15b7a8 - [llvm][LICM] Limit multi-use BOAssociation to FP and Vector (#149829)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   via llvm-commits
• [clang] [llvm] [mlir] [Coroutines] Add llvm.coro.where and drop return value of llvm.coro.end (PR #153404)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [DebugInfo] Emit skeleton to avoid mismatching inlining flags (PR #153568)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [clang] [llvm] [Clang] Enable constexpr handling for builtin elementwise fshl/fshr (PR #153572)   via llvm-commits
• [llvm] 1633e0b - [ADT] Add `from_range` constructor for (Small)DenseMap (#153515)   via llvm-commits
• [llvm] 002362b - Add LLVMGlobalAddDebugInfo to Core.cpp (#148747)   via llvm-commits
• [llvm] [BOLT] Add dump-dot-func option for selective function CFG dumping (PR #153007)   via llvm-commits
• [compiler-rt] [compiler-rt] fix __sanitizer::struct_sock_fprog_sz availability (PR #118762)   via llvm-commits
• [llvm] [X86] getScalarMaskingNode - if the mask is zero just return the preserved source value (PR #153575)   via llvm-commits
• [llvm] [VPlan] Introduce vputils::onlyScalarsUsed (NFC) (PR #153577)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] cba5f1b - [RISCV] Add MC support for P extensions with scalar second operands. (#153502)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] 63e7766 - [SystemZ] Allow forming overflow op for i128 (#153557)   via llvm-commits
• [llvm] [InstCombine] Fold integer unpack/repack patterns through ZExt (PR #153583)   via llvm-commits
• [llvm] [InstCombine] Fold integer unpack/repack patterns through ZExt (PR #153583)   via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [InstCombine] Fold integer unpack/repack patterns through ZExt (PR #153583)   via llvm-commits
• [llvm] Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (PR #153584)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [DependenceAnalysis] Extending SIV to handle fusable loops (PR #128782)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] TableGen: Emit perfect hash function for runtime libcalls (PR #150192)   via llvm-commits
• [llvm] [JTS] Propagate profile info (PR #153305)   via llvm-commits
• [llvm] [SLP] Support for copyables in the reduced values (PR #153589)   via llvm-commits
• [clang] [llvm] [MLIR] bazel fix for MemRefToEmitC (PR #153590)   via llvm-commits
• [llvm] [SLP] Support for copyables in the reduced values (PR #153589)   via llvm-commits
• [llvm] [VPlan] Extract reverse operation for reverse accesses (PR #146525)   via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   via llvm-commits
• [flang] [llvm] [Flang][OpenMP][Runtime] Minor Flang runtime for OpenMP AMDGPU (PR #152631)   via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script to clear release notes (PR #153593)   via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script to clear release notes (PR #153593)   via llvm-commits
• [clang] [clang-tools-extra] [flang] [lld] [llvm] [LLVM][utils] Add script to clear release notes (PR #153593)   via llvm-commits
• [llvm] [RISCV] Use LD_RV32/SD_RV32 for spills and reloads when Zilsd is enabled (PR #153595)   via llvm-commits
• [llvm] [SSAUpdater] Only iterate blocks modified by CheckIfPHIMatches() in ordMatchingPHIs() (PR #153596)   via llvm-commits
• [llvm] [PowerPC] using milicode call for strlen instead of lib call (PR #153600)   via llvm-commits
• [llvm] [AArch64] Prefer comparison with 0 with checking sign flag only (PR #153511)   via llvm-commits
• [llvm] [ARM] Simplify ADJCALLSTACKUP and ADJCALLSTACKDOWN on ARM (NFC) (PR #153248)   via llvm-commits
• [llvm] [ARM] Simplify ADJCALLSTACKUP and ADJCALLSTACKDOWN on ARM (NFC) (PR #153248)   via llvm-commits
• [llvm] [ARM] Simplify ADJCALLSTACKUP and ADJCALLSTACKDOWN on ARM (NFC) (PR #153248)   via llvm-commits
• [llvm] [ARM] Simplify ADJCALLSTACKUP and ADJCALLSTACKDOWN on ARM (NFC) (PR #153248)   via llvm-commits
• [llvm] 177f27d - [VPlan] Add incoming_[blocks,values] iterators to VPPhiAccessors (NFC) (#138472)   via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   via llvm-commits
• [llvm] ec237da - [AMDGPU][True16][CodeGen] insert proper register for 16bit data type in vop3p insts (#153143)   via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   via llvm-commits
• [llvm] [AArch64] Adjust comparison constant if adjusting it means less instructions (PR #151024)   via llvm-commits
• [llvm] Co-issue packed instructions by unpacking (PR #151704)   via llvm-commits
• [lld] [WebAssembly] Generate a call to __wasm_apply_global_tls_relocs in __wasm_init_memory (PR #149832)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] 334a046 - [LoopDist] Consider reads and writes together for runtime checks (#145623)   via llvm-commits
• [llvm] 49f2093 - [AMDGPU] Increase LDS to 320K on gfx1250 (#153645)   via llvm-commits
• [llvm] [ARM][AArch64] Allow the CSE to take into consideration uses of the carry and overflow flags in ARM and AArch64 (PR #150803)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] 6b316ec - [AMDGPU] Encode NV bit in VIMAGE/VSAMPLE. NFC (#153654)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] Move function info word into its own data structure (PR #153627)   via llvm-commits
• [llvm] Move function info word into its own data structure (PR #153627)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [ci] Add ids workflow for checking llvm apis have been annotated with LLVM_ABI (PR #128370)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] 76dd742 - [CGData] Lazy loading support for stable function map (#151660)   via llvm-commits
• [llvm] [llvm-profdata][llvm-cov]Fix double-counted coverage for same-named functions across binaries (PR #153679)   via llvm-commits
• [llvm] [llvm-profdata][llvm-cov]Fix double-counted coverage for same-named functions across binaries (PR #153679)   via llvm-commits
• [llvm] [llvm-profdata][llvm-cov]Fix double-counted coverage for same-named functions across binaries (PR #153679)   via llvm-commits
• [llvm] 5836bae - [AArch64] Change the cost of fma and fmuladd to match fmul. (#152963)   via llvm-commits
• [clang] [llvm] [AMDGPU] Don't allow wgp mode on gfx1250 (PR #153680)   via llvm-commits
• [clang] [llvm] [AMDGPU] Don't allow wgp mode on gfx1250 (PR #153680)   via llvm-commits
• [llvm] [RegAllocFast] Don't align stack slots if the stack can't be realigned (PR #153682)   via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   via llvm-commits
• [clang] [llvm] [OpenMP][WIP] Use ATTACH maps for array-sections/subscripts on pointers. (PR #153683)   via llvm-commits
• [llvm] [AMDGPU] Enable kernarg preload on gfx1250 (PR #153686)   via llvm-commits
• [llvm] [RISCV] Stop passing the merge opcode around in RISCVMoveMerger. NFC (PR #153687)   via llvm-commits
• [llvm] [llvm-profdata][llvm-cov]Fix double-counted coverage for same-named functions across binaries (PR #153679)   via llvm-commits
• [llvm] Fix mlir/BUILD.bazel for XeGPUUtils. (PR #153689)   via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   via llvm-commits
• [llvm] [AMDGPU] Remove wave64 functions (PR #153690)   via llvm-commits
• [llvm] Limit Alloca->LDS promotion based on speculations as to eventual register pressure (PR #152814)   via llvm-commits
• [llvm] defbbf0 - [RISCV][MoveMerge] Don't copy kill flag when moving past an instruction that reads the register. (#153644)   via llvm-commits
• [llvm] [SLP] Prefer copyable vectorization over alternate opcodes (PR #153684)   via llvm-commits
• [llvm] Fix mlir/BUILD.bazel for VectorToXeGPU. (PR #153696)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] [LegacyPM] Print banner with newline when filter-print-funcs is given. (PR #153699)   via llvm-commits
• [llvm] 57c1e01 - [AMDGPU] Don't allow wgp mode on gfx1250 (#153680)   via llvm-commits
• [llvm] Revert revert fix teach load (PR #153703)   via llvm-commits
• [llvm] [InstCombine] Fold integer unpack/repack patterns through ZExt (PR #153583)   via llvm-commits
• [llvm] [WebAssembly] Reapply #153360 with correct CondCode in combine of SETCC (PR #153703)   via llvm-commits
• [llvm] d56fa96 - [DirectX] Add Range Overlap validation (#152229)   via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   via llvm-commits
• [clang] [llvm] [DirectX] Validate registers are bound to root signature (PR #146785)   via llvm-commits
• [llvm] a629119 - [AMDGPU] Remove wave64 functions (#153690)   via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   via llvm-commits
• [llvm] [DAGCombine] Fix an incorrect folding of extract_subvector (PR #153709)   via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   via llvm-commits
• [libc] [llvm] Add vector-based strlen implementation for x86_64 and aarch64 (PR #152389)   via llvm-commits
• [clang] [llvm] [DirectX] Validate registers are bound to root signature (PR #146785)   via llvm-commits
• [llvm] [DirectX] Add GlobalDCE pass after finalize linkage pass in DirectX backend (PR #151071)   via llvm-commits
• [llvm] [InstCombine] Fold out-of-range bits for squaring signed integers (PR #153484)   via llvm-commits
• [llvm] 8bce10a - [AMDGPU] Enable kernarg preload on gfx1250 (#153686)   via llvm-commits
• [llvm] abe92a5 - [DAGCombine] Fix an incorrect folding of extract_subvector (#153709)   via llvm-commits
• [llvm] [AMDGPU] Fix the comment wrt SSrc_* RCs. NFC. (PR #153711)   via llvm-commits
• [clang] [llvm] [DirectX] Validate registers are bound to root signature (PR #146785)   via llvm-commits
• [clang] [llvm] [DirectX] Validate registers are bound to root signature (PR #146785)   via llvm-commits
• [clang] [llvm] [DirectX] Validate registers are bound to root signature (PR #146785)   via llvm-commits
• [llvm] 769a905 - TableGen: Emit statically generated hash table for runtime libcalls (#150192)   via llvm-commits
• [llvm] 7e46f5d - [Support] Add mapped_file_region::sync(), equivalent to msync (#153632)   via llvm-commits
• [llvm] Make VectorCombine Pass Alias Info (PR #153714)   via llvm-commits
• [llvm] 7ec2096 - [AMDGPU] Fix the comment wrt SSrc_* RCs. NFC. (#153711)   via llvm-commits
• [llvm] [DirectX][NFC] Refactoring DirectX backend to not use `llvm::to_underlying` in switch cases. (PR #151032)   via llvm-commits
• [llvm] [AMDGPU] Delete amdgpu-unify-metadata in optdriver.cpp (PR #153717)   via llvm-commits
• [llvm] [AMDGPU] Generate waterfall for calls with SGPR(inreg) argument (PR #146997)   via llvm-commits
• [llvm] [AMDGPU] Delete amdgpu-unify-metadata in optdriver.cpp (PR #153717)   via llvm-commits
• [llvm] cb1228f - RuntimeLibcalls: Return StringRef for libcall names (#153209)   via llvm-commits
• [llvm] [AArch64][GISel] Use emitIntegerCompare instead of emitting SUBS directly every time (PR #153659)   via llvm-commits
• [llvm] f2a6fcd - [AMDGPU] Delete amdgpu-unify-metadata in optdriver.cpp (#153717)   via llvm-commits
• [llvm] [AMDGPU] Delete amdgpu-unify-metadata in optdriver.cpp (PR #153717)   via llvm-commits
• [libc] [llvm] [libc][math] Refactor coshf16 implementation to header-only in src/__support/math folder. (PR #153582)   via llvm-commits
• [llvm] 10d9e7b - Reapply "[WebAssembly] Constant fold wasm.dot" (#153070)   via llvm-commits
• [llvm] Make VectorCombine Pass Alias Info (PR #153714)   via llvm-commits
• [llvm] [NVPTX] Do not mark move of global address as cheap enabling more CSE (PR #153730)   via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   via llvm-commits
• [llvm] [RISCV] Move Xqci Select-likes to use riscv_selectcc (PR #153147)   via llvm-commits
• [llvm] 93d24b6 - [NFC][PGO] Drop unused `Module` parameter in `setProfMetadata` (#153733)   via llvm-commits
• [llvm] [RISCV] Add MC support for more P extension instructions. (PR #153629)   via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   via llvm-commits
• [llvm] 1761b80 - [RISCV] Add a release note about tail folding being enabled. NFC (#153535)   via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   via llvm-commits
• [llvm] [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (PR #153735)   via llvm-commits
• [llvm] [PowerPC][CodeGen] Expand ISD::AssertNoFPClass for ppc_fp128 (PR #152357)   via llvm-commits
• [llvm] [CI] Add Basic Bazel Checks (PR #153740)   via llvm-commits
• [llvm] 3b4775d - [NFC][PGO] Factor downscaling of branch weights out of `Instrumentation` into `ProfileData` (#153735)   via llvm-commits
• [llvm] [GlobalISel] Add a fadd 0.0 combine with nsz (PR #153748)   via llvm-commits
• [llvm] [GlobalISel] Add a fadd 0.0 combine with nsz (PR #153748)   via llvm-commits
• [llvm] 8da1ce5 - Fix after #153735 (#153749)   via llvm-commits
• [llvm] Fix after #153735 (PR #153749)   via llvm-commits
• [llvm] Use `uint32_t` rather than `unsigned` in `downscaleWeights` (PR #153750)   via llvm-commits
• [llvm] 45e6951 - Use `uint32_t` rather than `unsigned` in `downscaleWeights` (#153750)   via llvm-commits
• [llvm] e2eaea4 - [RISCV] Add MC support for more P extension instructions. (#153629)   via llvm-commits
• [llvm] [LoongArch] Fix implicit PesudoXVINSGR2VR error (PR #152432)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [llvm] Prevent GlobalOpt from folding away addrspacecasts which may be runtime operations. (PR #153753)   via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153755)   via llvm-commits
• [compiler-rt] [compiler-rt]: fix CodeQL format-string warnings via explicit casts (PR #153755)   via llvm-commits
• [llvm] 393c211 - [StatepointLowering] Use FrameIndex instead of TargetFrameIndex (#153555)   via llvm-commits
• [llvm] [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (PR #153757)   via llvm-commits
• [llvm] [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (PR #153757)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [llvm] [BOLT] Do not use HLT as split point when build the CFG (PR #150963)   via llvm-commits
• [llvm] b8d74ad - [JTS] Use common branch weight downscaling (#153738)   via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   via llvm-commits
• [llvm] [LV][EVL] Add dead EVL mask into ToErase for consistency. nfc (PR #153761)   via llvm-commits
• [llvm] fdd2d4d - [AArch64] Define constructive EXT_ZZI pseudo instruction (#152552)   via llvm-commits
• [llvm] [DAG] fix wrong type check in DAGCombiner::visitSRA (PR #153762)   via llvm-commits
• [llvm] [DAG] fix wrong type check in DAGCombiner::visitSRA (PR #153762)   via llvm-commits
• [llvm] ac005e1 - Reapply "[AMDGPU] Intrinsic for launching whole wave functions" (#153584)   via llvm-commits
• [compiler-rt] cfdbbb8 - [sanitizer_common] Disable sanitizer_redefine_builtins on Apple platforms (#153381)   via llvm-commits
• [lld] [lld][WebAssembly] do not relocate ABOSULTE symbols (PR #153763)   via llvm-commits
• [lld] [lld][WebAssembly] do not relocate ABOSULTE symbols (PR #153763)   via llvm-commits
• [llvm] [DAG] fix wrong type check in DAGCombiner::visitSRA (PR #153762)   via llvm-commits
• [llvm] 36be0bb - [SCEV] Check if predicate is known false for predicated AddRecs. (#151134)   via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   via llvm-commits
• [llvm] [DAG][ARM] computeKnownBitsForTargetNode - add handling for ARMISD VORRIMM\VBICIMM nodes (PR #149494)   via llvm-commits
• [llvm] [X86] Truncate i64 sub to i32 when upper 33 bits are zeros (PR #145850)   via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   via llvm-commits
• [clang] [llvm] Add __builtin_wasm_js_catch (PR #153767)   via llvm-commits
• [llvm] [LoongArch][NFC] More tests to ensure branch relocs reserved when relax enabled (PR #153768)   via llvm-commits
• [llvm] [LoongArch][NFC] More tests to ensure branch relocs reserved when relax enabled (PR #153768)   via llvm-commits
• [llvm] [LoongArch][NFC] More tests to ensure branch relocs reserved when relax enabled (PR #153768)   via llvm-commits
• [llvm] [Mips] Fix wrong qNaN encoding when -mnan=legacy (PR #153777)   via llvm-commits
• [llvm] [Mips] Fix wrong qNaN encoding when -mnan=legacy (PR #153777)   via llvm-commits
• [llvm] [Mips] Fix wrong qNaN encoding when -mnan=legacy (PR #153777)   via llvm-commits
• [llvm] [Mips] Fix wrong qNaN encoding when -mnan=legacy (PR #153777)   via llvm-commits
• [llvm] [JITLink][RISC-V] Support R_RISCV_SET_ULEB128/R_RISCV_SUB_ULEB128 for… (PR #153778)   via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   via llvm-commits
• [llvm] [JITLink][RISC-V] Support R_RISCV_SET_ULEB128/R_RISCV_SUB_ULEB128 for… (PR #153778)   via llvm-commits
• [llvm] [X86] select-smin-smax.ll - add 32-bit test coverage (PR #153780)   via llvm-commits
• [llvm] 56681c9 - [TableGen][DecoderEmitter] Compute bit attribute once (NFC) (#153530)   via llvm-commits
• [llvm] dab971e - [llvm-readobj] Dump SFrame relocations as well (#153161)   via llvm-commits
• [lld] [LLD][COFF] Add support for custom section layout (PR #152779)   via llvm-commits
• [lld] [LLD][COFF] Add support for custom section layout (PR #152779)   via llvm-commits
• [lld] [LLD][COFF] Add support for custom section layout (PR #152779)   via llvm-commits
• [llvm] [AArch64] Simplify some masked integer comparisons. (PR #153783)   via llvm-commits
• [llvm] [DAG] fix wrong type check in DAGCombiner::visitSRA (PR #153762)   via llvm-commits
• [llvm] 3b27d50 - [LLVM][utils] Add script which clears release notes (#153593)   via llvm-commits
• [llvm] d803a93 - [Inliner] Report inlining decision before deleting Callee contents (#153616)   via llvm-commits
• [llvm] [Offload] Guard olMemAlloc/Free with a mutex (PR #153786)   via llvm-commits
• [llvm] a9ff15d - [X86] select-smin-smax.ll - add 32-bit test coverage (#153780)   via llvm-commits
• [llvm] [X86] select-smin-smax.ll - add i8/i16 test coverage (PR #153788)   via llvm-commits
• [llvm] [GlobalOpt] Check if global gets compared to pointer of different obj. (PR #153789)   via llvm-commits
• [llvm] [GlobalOpt] Check if global gets compared to pointer of different obj. (PR #153789)   via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   via llvm-commits
• [clang] [llvm] [RISCV] Support Base P RV32/64 Instructions (PR #150379)   via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   via llvm-commits
• [llvm] [RISCV][GlobalISel] Legalize and select G_ATOMICRMW_ADD instruction (PR #153791)   via llvm-commits
• [llvm] [ADT] Add fshl/fshr operations to APSInt (PR #153790)   via llvm-commits
• [llvm] [VectorCombine] Precisely calculate the cost in foldInstExtBinop and avoid infinite loop (PR #153069)   via llvm-commits
• [llvm] [LoongArch] Use section-relaxable check instead of relax feature from STI (PR #153792)   via llvm-commits
• [llvm] [LoongArch] Use section-relaxable check instead of relax feature from STI (PR #153792)   via llvm-commits
• [llvm] [Offload] Introduce dataFence plugin interface. (PR #153793)   via llvm-commits
• [llvm] 69e105b - [AArch64][ISel] Add unary vector_splice tests (NFC) (#152553)   via llvm-commits
• [llvm] 263e458 - [X86] select-smin-smax.ll - add i8/i16 test coverage (#153788)   via llvm-commits
• [llvm] [Frontend][OpenMP] Add definition of groupprivate directive (PR #153799)   via llvm-commits
• [llvm] [CodeGen][Mips] Remove fp128 libcall list (PR #153798)   via llvm-commits
• [llvm] bc216b0 - [Debugify] Improve reduction of debugify coverage build output (#150212)   via llvm-commits
• [llvm] [bazel] Add WasmImport target to mlir/BUILD.bazel for #152131 (PR #153806)   via llvm-commits
• [llvm] 9828745 - [AArch64][ISel] Select constructive EXT_ZZI pseudo instruction (#152554)   via llvm-commits
• [llvm] [AArch64] Adjust the scheduling info of SVE FCMP on Cortex-A510. (PR #153810)   via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   via llvm-commits
• [llvm] 9a14b1d - RuntimeLibcalls: Generate table of libcall name lengths (#153210)   via llvm-commits
• [compiler-rt] [TSan] Add interceptor for os_unfair_lock_lock_with_flags (PR #153815)   via llvm-commits
• [llvm] 144f3c4 - [AArch64] Adjust the scheduling info of SVE FCMP on Cortex-A510. (#153810)   via llvm-commits
• [compiler-rt] [TSan] Add interceptor for os_unfair_lock_lock_with_flags (PR #153815)   via llvm-commits
• [llvm] [AArch64] Give a higher cost for more expensive SVE FCMP instructions (PR #153816)   via llvm-commits
• [llvm] [AArch64] Give a higher cost for more expensive SVE FCMP instructions (PR #153816)   via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   via llvm-commits
• [llvm] [CodeGen] Give ArgListEntry a proper constructor (NFC) (PR #153817)   via llvm-commits
• [llvm] 6069374 - [SDAG] Remove IndexType manipulation in getUniformBase and callers (#151578)   via llvm-commits
• [llvm] f279c47 - AMDGPU gfx12: Add _dvgpr$ symbols for dynamic VGPRs (#148251)   via llvm-commits
• [llvm] [utils] add `stop_at_sha` to revert_checker's API (PR #152011)   via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [clang] [llvm] Reland "[Utils] Add new --update-tests flag to llvm-lit" (PR #153821)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [clang] [llvm] [AArch64][Clang] Update predication of SVE2-AES/PMULL Pair Intrinsics and add Test Coverage (PR #153825)   via llvm-commits
• [clang] [llvm] [AArch64][Clang] Update predication of SVE2-AES/PMULL Pair Intrinsics and add Test Coverage (PR #153825)   via llvm-commits
• [llvm] [utils] add `stop_at_sha` to revert_checker's API (PR #152011)   via llvm-commits
• [llvm] f34326d - [VPlan] Introduce vputils::onlyScalarValuesUsed (NFC) (#153577)   via llvm-commits
• [llvm] [InstCombine] Canonicalize signed saturated additions (PR #153053)   via llvm-commits
• [llvm] 1d1e52e - [win][x64] Allow push/pop for stack alloc when unwind v2 is required (#153621)   via llvm-commits
• [llvm] 01bc742 - [CodeGen] Give ArgListEntry a proper constructor (NFC) (#153817)   via llvm-commits
• [llvm] c10766c - [utils] add `stop_at_sha` to revert_checker's API (#152011)   via llvm-commits
• [llvm] 0e9b6d6 - [IA][RISCV] Detecting gap mask from a mask assembled by interleaveN intrinsics (#153510)   via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   via llvm-commits
• [llvm] [DirectX] Add Range Overlap validation (PR #152229)   via llvm-commits
• [llvm] github: Add llvm:mc label for generic MC interface (PR #153737)   via llvm-commits
• [llvm] a8d2568 - [PatternMatch] Allow `m_ConstantInt` to match integer splats (#153692)   via llvm-commits
• [llvm] [PatternMatch] Allow `m_ConstantInt` to match integer splats (PR #153692)   via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   via llvm-commits
• [llvm] [X86] Add RCU for Skylake Models (PR #153832)   via llvm-commits
• [llvm] [delinearize] use update_analyze_test_checks.py in delinearization testcases (PR #153831)   via llvm-commits
• [llvm] [LV] Emit all remarks for unvectorizable instructions (PR #153833)   via llvm-commits
• [llvm] [AMDGPU] Add support for store to constant address space (PR #153835)   via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   via llvm-commits
• [llvm] bc77363 - [NVPTX] Do not mark move of global address as cheap enabling more CSE (#153730)   via llvm-commits
• [llvm] [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (PR #153839)   via llvm-commits
• [llvm] [AMDGPU] gfx1250 does not need nop before VGPR dealloc (PR #153844)   via llvm-commits
• [compiler-rt] [compiler-rt] openat2 syscall interception. (PR #153846)   via llvm-commits
• [llvm] [InstCombine] Fold integer unpack/repack patterns through ZExt (PR #153583)   via llvm-commits
• [llvm] 82caa25 - [InstCombine] Fold integer unpack/repack patterns through ZExt (#153583)   via llvm-commits
• [llvm] [InstCombine] Fold integer unpack/repack patterns through ZExt (PR #153583)   via llvm-commits
• [llvm] Revert "RuntimeLibcalls: Generate table of libcall name lengths (#153… (PR #153864)   via llvm-commits
• [llvm] Revert "RuntimeLibcalls: Generate table of libcall name lengths (#153… (PR #153864)   via llvm-commits
• [llvm] c84a43f - [RISCV] Fold (sext_inreg (xor (setcc), -1), i1) -> (add (setcc), -1). (#153855)   via llvm-commits
• [llvm] [RISCV] Remove non-existent of nds.vfwcvt/nds.vfncvt instructions (PR #153865)   via llvm-commits
• [llvm] [Github] Rename llvm-tests.yml workflow (PR #153866)   via llvm-commits
• [llvm] [PowerPC] Remove non-existent operand of CP_COPY instruction (PR #153867)   via llvm-commits
• [llvm] 5b0619e - Move function info word into its own data structure (#153627)   via llvm-commits
• [llvm] Move function info word into its own data structure (PR #153627)   via llvm-commits
• [llvm] [Github] Remove call to llvm-project-tests.yml from spirv-tests.yml (PR #153869)   via llvm-commits
• [llvm] 334e9bf - Revert "RuntimeLibcalls: Generate table of libcall name lengths (#153… (#153864)   via llvm-commits
• [llvm] Revert "RuntimeLibcalls: Generate table of libcall name lengths (#153… (PR #153864)   via llvm-commits
• [llvm] Remember LLVM_ENABLE_LIBCXX setting in installed configuration (PR #139712)   via llvm-commits
• [llvm] [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (PR #153872)   via llvm-commits
• [llvm] e315455 - [AMDGPU] Select mul_lohi to V_MAD_NC_{I|U}64_I32 on gfx1250 (#153851)   via llvm-commits
• [llvm] 1f25c48 - [AMDGPU] Mitigate DS_ATOMIC_ASYNC_BARRIER_ARRIVE_B64 bug (#153872)   via llvm-commits
• [llvm] [AMDGPU] w/a hazard with writing s102/103 and reading FLAT_SCRATCH_BASE (PR #153878)   via llvm-commits
• [llvm] [BOLT] Do not use HLT as split point when build the CFG (PR #150963)   via llvm-commits
• [clang] [llvm] [Dwarf] Support heterogeneous DW_{OP,AT}s needed for AMDGPU CFI (PR #153883)   via llvm-commits
• [llvm] b7d6f48 - [RISCV] Remove non-existent operand of nds.vfwcvt/nds.vfncvt instructions (#153865)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [libcxx] [llvm] [libc++] [WIP] Add metrics collection for libc++ premerge testing. (PR #152801)   via llvm-commits
• [llvm] [DirectX][NFC] Refactoring DirectX backend to not use `llvm::to_underlying` in switch cases. (PR #151032)   via llvm-commits
• [llvm] [DirectX][NFC] Refactoring DirectX backend to not use `llvm::to_underlying` in switch cases. (PR #151032)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [llvm] [NFC] Fix unary minus operator on unsigned type warning (PR #153887)   via llvm-commits
• [llvm] [NFC] Fix unary minus operator on unsigned type warning (PR #153887)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [llvm] [NFC] Fix unary minus operator on unsigned type warning (PR #153887)   via llvm-commits
• [clang] [llvm] [DirectX][NFC] Refactoring DirectX backend to not use `llvm::to_underlying` in switch cases. (PR #151032)   via llvm-commits
• [llvm] f1fc507 - [AMDGPU] w/a hazard with writing s102/103 and reading FLAT_SCRATCH_BASE (#153878)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   via llvm-commits
• [llvm] [NVPTXLowerArgs] Add align attribute to return value of addrspace.wrap intrinsic (PR #153889)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [llvm] [AMDGPU][True16][CodeGen] use vgpr16 for zext patterns (PR #153894)   via llvm-commits
• [llvm] [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (PR #153895)   via llvm-commits
• [llvm] [AArch64] Allow peephole to optimize AND + signed compare with 0 (PR #153608)   via llvm-commits
• [llvm] [AArch64] Allow peephole to optimize AND + signed compare with 0 (PR #153608)   via llvm-commits
• [llvm] [AArch64] Peek through freeze in setcc if it has one_use, and is comparing against a constant (PR #153897)   via llvm-commits
• [llvm] [AArch64] Peek through freeze in setcc if it has one_use, and is comparing against a constant (PR #153897)   via llvm-commits
• [llvm] Revert "Remember LLVM_ENABLE_LIBCXX setting in installed configuration" (PR #153898)   via llvm-commits
• [llvm] [AArch64] Peek through freeze in setcc if it has one_use, and is comparing against a constant (PR #153897)   via llvm-commits
• [llvm] [AArch64] Peek through freeze in setcc if it has one_use, and is comparing against a constant (PR #153897)   via llvm-commits
• [llvm] 4f34c74 - [AMDGPU] w/a for s_setreg_b32 gfx1250 hazard with MODE register (#153879)   via llvm-commits
• [llvm] [CAS] Add MappedFileRegionBumpPtr (PR #114099)   via llvm-commits
• [llvm] be01355 - [DirectX][objdump] Add support for printing signatures (#153320)   via llvm-commits
• [compiler-rt] [Sanitizers][Darwin][Test] The top few frames are inaccurate in UBSan. (PR #153899)   via llvm-commits
• [llvm] [AMDGPU] Post-RA AGPR copy elimination pass (PR #153901)   via llvm-commits
• [llvm] [AMDGPU] Post-RA AGPR copy elimination pass (PR #153901)   via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   via llvm-commits
• [llvm] [LoopDist] Add metadata for checking post process state of distribute… (PR #153902)   via llvm-commits
• [llvm] [LoopDist] Add metadata for checking post process state of distribute… (PR #153902)   via llvm-commits
• [compiler-rt] 2b75ff1 - [msan] Reland with even more improvement: Improve packed multiply-add instrumentation (#153353)   via llvm-commits
• [clang] [llvm] [RISCV] Remove experimental from Smctr and Ssctr. (PR #153903)   via llvm-commits
• [compiler-rt] compiler-rt: Make the tests pass on AArch64 and with page size != 4096. (PR #153860)   via llvm-commits
• [llvm] f396657 - Revert "Remember LLVM_ENABLE_LIBCXX setting in installed configuration" (#153898)   via llvm-commits
• [llvm] Revert "Remember LLVM_ENABLE_LIBCXX setting in installed configuration" (PR #153898)   via llvm-commits
• [llvm] [AArch64][llvm] Add support for optional register in `SYS` alias instructions (PR #153905)   via llvm-commits
• [llvm] [AArch64][llvm] Add support for optional register in `SYS` alias instructions (PR #153905)   via llvm-commits
• [llvm] e67ec12 - [RISCV] Remove experimental from Smctr and Ssctr. (#153903)   via llvm-commits
• [llvm] b7ec10c - [AMDGPU] Update GCNHazardRecognizer's understanding of gfx12 waitcount instructions (#153880)   via llvm-commits
• [llvm] 4198649 - [AMDGPU] Use encodeFieldVaVdst in hazard recognizer. NFCI. (#153881)   via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   via llvm-commits
• [llvm] Target: Add target option for disabling `AArch64_ELFTargetObjectFile::SupportIndirectSymViaGOTPCRel` (PR #153910)   via llvm-commits
• [llvm] Target: Add target option for disabling `AArch64_ELFTargetObjectFile::SupportIndirectSymViaGOTPCRel` (PR #153910)   via llvm-commits
• [llvm] 37729d8 - [HLSL] Refactoring DXILABI.h to not depend on scope printer (#153840)   via llvm-commits
• [llvm] [HLSL] Refactoring DXILABI.h to not depend on scope printer (PR #153840)   via llvm-commits
• [clang] [llvm] [NFC][HLSL] Remove confusing enum aliases / duplicates (PR #153909)   via llvm-commits
• [llvm] 76d993b - [Hexagon] Add missing operand when disassembling Y4_crswap10 (#153849)   via llvm-commits
• [llvm] [RISCV] Use simm8 instead of uimm8 for pli.b (PR #153913)   via llvm-commits
• [clang] [clang-tools-extra] [flang] [lldb] [llvm] [mlir] [openmp] [Clang] unrecognized html tag causing undesirable comment lexing (PR #152944)   via llvm-commits
• [llvm] AMDGPU: Fix crash in rewrite AGPR copy MFMA pass on dead valnos (PR #153915)   via llvm-commits
• [clang] [clang-tools-extra] [flang] [lldb] [llvm] [mlir] [openmp] [Clang] unrecognized html tag causing undesirable comment lexing (PR #152944)   via llvm-commits
• [llvm] [clang-doc] fix mustache template whitespace (PR #153724)   via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   via llvm-commits
• [llvm] 638bd11 - [msan] Handle SSE/AVX pshuf intrinsic by applying to shadow (#153895)   via llvm-commits
• [llvm] TableGen: Emit static hash table for runtime libcalls (PR #150192)   via llvm-commits
• [llvm] [msan] Add Instrumentation for Avx512 Instructions: pmaddw, pmaddubs (PR #153919)   via llvm-commits
• [llvm] 627f801 - [ADT] Rename NumNonEmpty to NumEntries in SmallPtrSet (NFC) (#153757)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [compiler-rt] [compiler-rt][hwasan] Add fiber switch for HwASan (PR #153822)   via llvm-commits
• [llvm] [Hexagon] Add missing operand when disassembling Y4_crswap10 (PR #153849)   via llvm-commits
• [llvm] [msan] Handle AVX Vector Neural Network Instructions (VNNI) (PR #153927)   via llvm-commits
• [llvm] [msan] Handle AVX Vector Neural Network Instructions (VNNI) (PR #153927)   via llvm-commits
• [llvm] [ADT] Use llvm::copy in SmallPtrSet.cpp (NFC) (PR #153930)   via llvm-commits
• [llvm] [llvm] Proofread LangRef.rst (PR #153932)   via llvm-commits
• [lld] [ELF][LoongArch] -r: Synthesize R_LARCH_ALIGN at input section start (PR #153935)   via llvm-commits
• [llvm] [LLVM] Create `lf_alias` nodes for `typedef` and `using` (PR #153936)   via llvm-commits
• [llvm] [LLVM] Create `lf_alias` nodes for `typedef` and `using` (PR #153936)   via llvm-commits
• [lldb] [llvm] [LLVM] [LLDB] Emit and handle `lf_alias` nodes (PR #152484)   via llvm-commits
• [llvm] [LLVM] Create `lf_alias` nodes for `typedef` and `using` (PR #153936)   via llvm-commits
• [llvm] [LLVM] Create `lf_alias` nodes for `typedef` and `using` (PR #153936)   via llvm-commits
• [llvm] [LLVM] Create `lf_alias` nodes for `typedef` and `using` (PR #153936)   via llvm-commits
• [llvm] [DAGCombiner] Remove all `UnsafeFPMath` references (PR #146295)   via llvm-commits
• [llvm] [LoongArch] Always emit symbol-based relocations regardless of relaxation (PR #153943)   via llvm-commits
• [llvm] [LoongArch] Always emit symbol-based relocations regardless of relaxation (PR #153943)   via llvm-commits
• [llvm] AMDGPU: Fix crash in rewrite AGPR copy MFMA pass on dead valnos (PR #153915)   via llvm-commits
• [llvm] [LoongArch] Always emit symbol-based relocations regardless of relaxation (PR #153943)   via llvm-commits
• [llvm] a293573 - [SSAUpdater] Only iterate blocks modified by CheckIfPHIMatches() in RecordMatchingPHIs() (#153596)   via llvm-commits
• [llvm] Create build-llvm-for-windows.yaml (PR #153950)   via llvm-commits
• [llvm] Create build-llvm-for-windows.yaml (PR #153950)   via llvm-commits
• [llvm] Create build-llvm-for-windows.yaml (PR #153950)   via llvm-commits
• [llvm] Create build-llvm-for-windows.yaml (PR #153950)   via llvm-commits
• [llvm] Create build-llvm-for-windows.yaml (PR #153950)   via llvm-commits
• [llvm] 0ede7ac - [ADT] Use llvm::copy in SmallPtrSet.cpp (NFC) (#153930)   via llvm-commits
• [llvm] 84f4465 - [ExecutionEngine] Remove unnecessary casts (NFC) (#153931)   via llvm-commits
• [llvm] fc6f235 - [llvm] Proofread LangRef.rst (#153932)   via llvm-commits
• [llvm] 30007a5 - AMDGPU: Fix crash in rewrite AGPR copy MFMA pass on dead valnos (#153915)   via llvm-commits
• [llvm] c971c25 - [licm] don't drop `MD_prof` when dropping other metadata (#152420)   via llvm-commits
• [llvm] [SPARC] Change `half` to use soft promotion rather than `PromoteFloat` (PR #152727)   via llvm-commits
• [llvm] [VectorCombine] Apply InstSimplify in scalarizeOpOrCmp to avoid infinite loop (PR #153069)   via llvm-commits
• [llvm] [mlir] [MLIR] Update GreedyRewriter to use the LDBG() debug log mechanism (NFC) (PR #153961)   via llvm-commits
• [llvm] [DAG] Fold trunc(avg(x, y)) for avgceil/floor u/s nodes if they have sufficient leading zero/sign bits (PR #152273)   via llvm-commits
• [llvm] [ADT] Use small_buckets() in SmallPtrSetImpl::remove_if (NFC) (PR #153962)   via llvm-commits
• [llvm] [DAG] Fold trunc(avg(x, y)) for avgceil/floor u/s nodes if they have sufficient leading zero/sign bits (PR #152273)   via llvm-commits
• [llvm] [DAG] Fold trunc(avg(x, y)) for avgceil/floor u/s nodes if they have sufficient leading zero/sign bits (PR #152273)   via llvm-commits
• [llvm] [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (PR #153964)   via llvm-commits
• [llvm] [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (PR #153964)   via llvm-commits
• [llvm] [SimplifyCfg] Deduplicate code (NFC) (PR #153965)   via llvm-commits
• [llvm] [GlobalISel] Translate scalar sequential vecreduce.fadd/fmul as fadd/fmul. (PR #153966)   via llvm-commits
• [llvm] aa2fe4e - [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (#153964)   via llvm-commits
• [llvm] aa2fe4e - [PowerPC] Remove some unused SDNodes and FastISel workaround (NFC) (#153964)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [VPlan] Use VPIRMetadata for VPInterleaveRecipe. (PR #153084)   via llvm-commits
• [llvm] [RISCV] Add P-ext MC support for pli.dh, pli.db, and plui.dh. (PR #153972)   via llvm-commits
• [llvm] [AMDGPU] Add an option to completely disable kernel argument preload (PR #153975)   via llvm-commits
• [llvm] 1c8da29 - [ADT] Use small_buckets() in SmallPtrSetImpl::remove_if (NFC) (#153962)   via llvm-commits
• [llvm] [RISCV][GISel] Optimize +0.0 to use fcvt.d.w for s64 on rv32 (PR #153978)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Add helpers for working with scopes (NFC) (PR #153979)   via llvm-commits
• [llvm] 7bb7345 - [TableGen][DecoderEmitter] Add helpers for working with scopes (NFC) (#153979)   via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   via llvm-commits
• [llvm] bc3754d - [M68k] Add anyext patterns for PCD addressing mode (#150356)   via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   via llvm-commits
• [llvm] [IROutliner] Prevent propagating interrupt attribute (PR #153985)   via llvm-commits
• [llvm] [VectorCombine] Preserve scoped alias metadata (PR #153714)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   via llvm-commits
• [llvm] [M68k] Add anyext patterns for PCD addressing mode (PR #150356)   via llvm-commits
• [llvm] MSP430: Move __mspabi_mpyll calling conv config to tablegen (PR #153988)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Shrink lifetime of `Filters` vector (NFC) (PR #153998)   via llvm-commits
• [llvm] fc6024d - [TableGen][DecoderEmitter] Shrink lifetime of `Filters` vector (NFC) (#153998)   via llvm-commits
• [llvm] Reserve R9 on armv6 iOS before 3.0 (PR #150835)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Improve conflicts dump (PR #154001)   via llvm-commits
• [llvm] [X86] Remove TuningPOPCNTFalseDeps from AlderLake (PR #154004)   via llvm-commits
• [llvm] ea4325f - [TableGen][DecoderEmitter] Improve conflicts dump (#154001)   via llvm-commits
• [llvm] [DAG] fix wrong type check in DAGCombiner::visitSRA (PR #153762)   via llvm-commits
• [llvm] 5ae8a9b - [SimplifyCfg] Handle trunc nuw i1 condition in Equality comparison. (#153051)   via llvm-commits
• [llvm] [RA] Fix the live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [RegAlloc] Fix the live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [RegAlloc] Fix the live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [SimplifyCFG] Handle that first matched eq cond in if chain can be Extra condition. (PR #154007)   via llvm-commits
• [llvm] [mlir] [MLIR] Update GreedyRewriter to use the LDBG() debug log mechanism (NFC) (PR #153961)   via llvm-commits
• [llvm] [X86] Remove TuningPOPCNTFalseDeps from AlderLake (PR #154004)   via llvm-commits
• [llvm] perf optimizations for code in getAppleRuntimeUnrollPreferences() (PR #154010)   via llvm-commits
• [clang] [llvm] [Clang] Add `__builtin_stack_address` (PR #148281)   via llvm-commits
• [llvm] [X86] Remove TuningPOPCNTFalseDeps from AlderLake (PR #154004)   via llvm-commits
• [llvm] [AMDGPU] Extending wave reduction intrinsics for `i64` types - 1 (PR #150169)   via llvm-commits
• [compiler-rt] [compiler-rt][memprof] adding free_sized/free_aligned_sized intercept… (PR #154011)   via llvm-commits
• [llvm] [X86] Remove TuningPOPCNTFalseDeps from AlderLake (PR #154004)   via llvm-commits
• [llvm] [X86] Remove TuningPOPCNTFalseDeps from AlderLake (PR #154004)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   via llvm-commits
• [llvm] [DAG] fix wrong type check in DAGCombiner::visitSRA (PR #153762)   via llvm-commits
• [llvm] [LVI] Add support for trunc nuw range. (PR #154021)   via llvm-commits
• [llvm] [DAG] Fold trunc(avg(x, y)) for avgceil/floor u/s nodes if they have sufficient leading zero/sign bits (PR #152273)   via llvm-commits
• [llvm] [RISCV] Generate QC_INSB/QC_INSBI instructions from OR of AND Imm (PR #154023)   via llvm-commits
• [llvm] [M68k] implement -mxgot (PR #119803)   via llvm-commits
• [llvm] [M68k] implement -mxgot (PR #119803)   via llvm-commits
• [llvm] [M68k] implement -mxgot (PR #119803)   via llvm-commits
• [llvm] 0561ff6 - [LVI] Add support for trunc nuw range. (#154021)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Calculate encoding bits once (NFC) (PR #154026)   via llvm-commits
• [llvm] 350cb98 - [X86] Explicitly widen larger than v4f16 to the legal v8f16 (NFC) (#153839)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Remove EncodingIDAndOpcode struct (NFC) (PR #154028)   via llvm-commits
• [llvm] a10773c - [TableGen][DecoderEmitter] Remove EncodingIDAndOpcode struct (NFC) (#154028)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Avoid using a sentinel value (PR #153986)   via llvm-commits
• [compiler-rt] [Sanitizers][Test] XFAIL array cookie tests on arm (PR #154031)   via llvm-commits
• [clang] [llvm] [WIP] ABI Lowering Library (PR #140112)   via llvm-commits
• [clang] [llvm] Add support for flag output operand "=@cc" for SystemZ. (PR #125970)   via llvm-commits
• [clang] [llvm] [WIP] ABI Lowering Library (PR #140112)   via llvm-commits
• [llvm] [AArch64] AArch64TargetLowering::computeKnownBitsForTargetNode - add support for AArch64ISD::MOV/MVN constants (PR #154039)   via llvm-commits
• [llvm] [NFC] Fix unary minus operator on unsigned type warning (PR #153887)   via llvm-commits
• [llvm] [NFC] Fix unary minus operator on unsigned type warning (PR #153887)   via llvm-commits
• [llvm] [AMDGPU] Generate waterfall for calls with SGPR(inreg) argument (PR #146997)   via llvm-commits
• [llvm] [Attributor] Propagate alignment through ptrmask (PR #150158)   via llvm-commits
• [llvm] 97d5d48 - [MsgPack] Add code for floating point assignment and writes (#153544)   via llvm-commits
• [llvm] [LoongArch] Always emit symbol-based relocations regardless of relaxation (PR #153943)   via llvm-commits
• [llvm] 69e4514 - [GlobalOpt] Do not fold away addrspacecasts which may be runtime operations (#153753)   via llvm-commits
• [llvm] [LegalizeTypes][VP] Teach isVPBinaryOp to recognize vp.sadd/saddu/ssub/ssubu.sat (PR #154047)   via llvm-commits
• [llvm] [Support] Remove an unnecessary cast (NFC) (PR #154048)   via llvm-commits
• [llvm] [RISCV] Remove an unnecessary cast (NFC) (PR #154049)   via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   via llvm-commits
• [llvm] [llvm] Remove unused includes (NFC) (PR #154051)   via llvm-commits
• [llvm] [LoongArch] Use section-relaxable check instead of relax feature from STI (PR #153792)   via llvm-commits
• [llvm] 83a1b40 - [NFC] Fix unary minus operator on unsigned type warning (#153887)   via llvm-commits
• [llvm] [TableGen][DecoderEmitter] Store HW mode ID instead of name (NFC) (PR #154052)   via llvm-commits
• [llvm] 98f4b77 - [RISCV][llvm] Support fixed-length vector inline assembly constraints (#150724)   via llvm-commits
• [clang] [llvm] [WIP] ABI Lowering Library (PR #140112)   via llvm-commits
• [llvm] DAG: Remove unnecessary getPointerTy call (PR #154055)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [llvm] [ADT] Use range-based for loops in SetVector (NFC) (PR #154058)   via llvm-commits
• [clang] [llvm] [RISCV] Add SpacemiT XSMTVDot (SpacemiT Vector Dot Product) extension. (PR #151706)   via llvm-commits
• [llvm] [SPIRV] Added tests for extensions and marked XFAIL (PR #154059)   via llvm-commits
• [llvm] [SPIRV] Added tests for extensions and marked XFAIL (PR #154059)   via llvm-commits
• [llvm] 4a3b699 - [RISCV] Accept [-128,255] instead of [0, 255] for pli.b (#153913)   via llvm-commits
• [llvm] [LoongArch] Use section-relaxable check instead of relax feature from STI (PR #153792)   via llvm-commits
• [llvm] 9c02d66 - [LegalizeTypes][VP] Teach isVPBinaryOp to recognize vp.sadd/saddu/ssub/ssubu.sat (#154047)   via llvm-commits
• [clang] [llvm] [WIP] ABI Lowering Library (PR #140112)   via llvm-commits
• [llvm] [RISCV] Rename MIPS_PREFETCH->MIPS_PREF. NFC (PR #154062)   via llvm-commits
• [llvm] bad02e3 - [TableGen][DecoderEmitter] Avoid using a sentinel value (#153986)   via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] [ORC] Add automatic shared library resolver for unresolved symbols. (PR #148410)   via llvm-commits
• [llvm] [RISCV] Remove ST->hasVInstructions() from getIntrinsicInstrCost for cttz/ctlz/ctpop. NFC. (PR #154064)   via llvm-commits
• [llvm] 145e8aa - [LV][EVL] Add dead EVL mask into ToErase for consistency. nfc (#153761)   via llvm-commits
• [llvm] [VPlan] Don't fold live ins with both scalar and vector operands (PR #154067)   via llvm-commits
• [llvm] [llvm] Replace SmallSet with SmallPtrSet (NFC) (PR #154068)   via llvm-commits
• [llvm] [llvm] Replace SmallSet with SmallPtrSet (NFC) (PR #154068)   via llvm-commits
• [llvm] 1f3c38f - [Support] Remove an unnecessary cast (NFC) (#154048)   via llvm-commits
• [llvm] 400dde6 - [RISCV] Remove an unnecessary cast (NFC) (#154049)   via llvm-commits
• [llvm] cbf5af9 - [llvm] Remove unused includes (NFC) (#154051)   via llvm-commits
• [llvm] b6a62a4 - [ADT] Use range-based for loops in SetVector (NFC) (#154058)   via llvm-commits
• [llvm] [RegAlloc] Fix register's live range for early-clobber (PR #152895)   via llvm-commits
• [llvm] 6957e44 - [LoongArch][MC] Refine conditions for emitting ALIGN relocations (#153365)   via llvm-commits
• [llvm] [LoongArch][MC] Refine conditions for emitting ALIGN relocations (PR #153365)   via llvm-commits
• [llvm] 790bee9 - [VectorCombine] Remove dead node immediately in VectorCombine (#149047)   via llvm-commits
• [llvm] big archive recognition by the llvm-symbolizer (PR #150401)   via llvm-commits
• [llvm] [PowerPC][NFC] Pre-commit test case: use millicode for strlen instead of libcal (PR #153466)   zhijian lin via llvm-commits
• [llvm] [PowerPC][NFC] Pre-commit test case: use millicode for strlen instead of libcal (PR #153466)   zhijian lin via llvm-commits
• [llvm] [PowerPC][NFC] Pre-commit test case: use millicode for strlen instead of libcal (PR #153466)   zhijian lin via llvm-commits
• [llvm] [PowerPC] using milicode call for strlen instead of lib call (PR #153600)   zhijian lin via llvm-commits
• [llvm] [PowerPC] using milicode call for strlen instead of lib call (PR #153600)   zhijian lin via llvm-commits