[llvm] af67e0f - [AMDGPU] Remove obsolete comments from VOP1Instructions.td. NFC. (#153249)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 12 14:29:24 PDT 2025
Author: Stanislav Mekhanoshin
Date: 2025-08-12T14:29:21-07:00
New Revision: af67e0f94f568a096168ce228ee0eaa4c00bd140
URL: https://github.com/llvm/llvm-project/commit/af67e0f94f568a096168ce228ee0eaa4c00bd140
DIFF: https://github.com/llvm/llvm-project/commit/af67e0f94f568a096168ce228ee0eaa4c00bd140.diff
LOG: [AMDGPU] Remove obsolete comments from VOP1Instructions.td. NFC. (#153249)
Added:
Modified:
llvm/lib/Target/AMDGPU/VOP1Instructions.td
Removed:
################################################################################
diff --git a/llvm/lib/Target/AMDGPU/VOP1Instructions.td b/llvm/lib/Target/AMDGPU/VOP1Instructions.td
index 26d082126816c..11c72751dde58 100644
--- a/llvm/lib/Target/AMDGPU/VOP1Instructions.td
+++ b/llvm/lib/Target/AMDGPU/VOP1Instructions.td
@@ -706,7 +706,6 @@ def V_CVT_F16_F8_Fake16_Profile : VOP3_Profile_Fake16<V_CVT_F16_F8_Profile>;
let SubtargetPredicate = isGFX12Plus, OtherPredicates = [HasFP8ConversionInsts],
mayRaiseFPException = 0, SchedRW = [WriteFloatCvt] in {
- // FIXME: This
diff ers from downstream due to changes that haven't been upstreamed yet.
let SubtargetPredicate = isGFX12PlusNot12_50 in
defm V_CVT_F32_FP8_OP_SEL : VOP1Inst<"v_cvt_f32_fp8_op_sel", VOPProfile_Base_CVT_F_F8_ByteSel<f32>>;
let SubtargetPredicate = isGFX125xOnly in
@@ -731,7 +730,6 @@ class Cvt_F_F8_Pat_ByteSel<SDPatternOperator node, VOP3_Pseudo inst, bit HasOpSe
>;
let OtherPredicates = [HasFP8ConversionInsts] in {
- // FIXME: This
diff ers from downstream due to changes that haven't been upstreamed yet.
let SubtargetPredicate = isGFX12PlusNot12_50 in
def : Cvt_F_F8_Pat_ByteSel<int_amdgcn_cvt_f32_fp8, V_CVT_F32_FP8_OP_SEL_e64>;
let SubtargetPredicate = isGFX125xOnly in {
@@ -740,7 +738,6 @@ let OtherPredicates = [HasFP8ConversionInsts] in {
def : GCNPat<(int_amdgcn_cvt_f32_fp8_e5m3 i32:$src0, timm:$byte_sel),
(V_CVT_F32_FP8_gfx1250_e64 $src0, DSTCLAMP.ENABLE, (as_i32timm $byte_sel))>;
}
- // FIXME: This
diff ers from downstream due to changes that haven't been upstreamed yet.
let SubtargetPredicate = isGFX12Plus in
def : Cvt_F_F8_Pat_ByteSel<int_amdgcn_cvt_f32_bf8, V_CVT_F32_BF8_OP_SEL_e64>;
}
More information about the llvm-commits
mailing list