[llvm] 23b65ed - [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (#153487)

via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 13 23:02:53 PDT 2025


Author: Stanislav Mekhanoshin
Date: 2025-08-13T23:02:50-07:00
New Revision: 23b65edfbcdc867a24087ec9decebd8f326b045a

URL: https://github.com/llvm/llvm-project/commit/23b65edfbcdc867a24087ec9decebd8f326b045a
DIFF: https://github.com/llvm/llvm-project/commit/23b65edfbcdc867a24087ec9decebd8f326b045a.diff

LOG: [AMDGPU] Add NV bit to CPol::ALL mask. NFCI. (#153487)

Added: 
    

Modified: 
    llvm/lib/Target/AMDGPU/SIDefines.h

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AMDGPU/SIDefines.h b/llvm/lib/Target/AMDGPU/SIDefines.h
index 323b2f5447641..7c019031ff249 100644
--- a/llvm/lib/Target/AMDGPU/SIDefines.h
+++ b/llvm/lib/Target/AMDGPU/SIDefines.h
@@ -407,7 +407,7 @@ enum CPol {
 
   SCAL = 1 << 11, // Scale offset bit
 
-  ALL = TH | SCOPE,
+  ALL = TH | SCOPE | NV,
 
   // Helper bits
   TH_TYPE_LOAD = 1 << 7,    // TH_LOAD policy


        


More information about the llvm-commits mailing list