[llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)

Piotr Fusik via llvm-commits llvm-commits at lists.llvm.org
Thu Aug 14 00:59:50 PDT 2025

Previous message: [llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)
Next message: [llvm] [LAA] Add initial support for non-power-of-2 store-load forwarding distance (PR #137873)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/pfusik closed https://github.com/llvm/llvm-project/pull/151687

Previous message: [llvm] [RISCV] Improve instruction selection for most significant bit extraction (PR #151687)
Next message: [llvm] [LAA] Add initial support for non-power-of-2 store-load forwarding distance (PR #137873)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list