The Week Of Monday 3 June 2013 Archives by date

Messages sorted by: [ thread ] [ subject ] [ author ]
More info on this list...

Starting: Mon Jun 3 00:24:14 PDT 2013
Ending: Sun Jun 9 22:29:46 PDT 2013
Messages: 739

[polly] reorganize scop detection for faster compiles Tobias Grosser
fix missing C interface + fix bug (causes uncaught exceptions) in OCaml interface Duncan Sands
[polly] speedup compile time for regions with no loops Tobias Grosser
[PATCH] Remove useless if from DwarfEHPrepare Bill Wendling
[PATCH] ASan Linux MIPS32 support Kostya Serebryany
Support OpenBSD's native frame protection conventions Duncan Sands
[polly] r183025 - Test that independent block pass does not transform induction variables Tobias Grosser
[PATCH] [sanitizer] Fix kThreadDescriptorSize for glibc <= 2.11. Sergey Matveev
[PATCH] [lsan] Add __lsan_disable() and __lsan_enable(). Kostya Serebryany
[PATCH] [sanitizer] Fix kThreadDescriptorSize for glibc <= 2.11. Alexander Potapenko
[llvm] r183020 - Add a way to define the bit range covered by a SubRegIndex. Demikhovsky, Elena
[PATCH] [sanitizer] Fix kThreadDescriptorSize for glibc <= 2.11. Sergey Matveev
[PATCH] [LLVM] Asan Linux MIPS32 support Jyun-Yan You
[PATCH] [LLVM] Asan Linux MIPS32 support Jyun-Yan You
[compiler-rt] r183098 - [sanitizer] Fix kThreadDescriptorSize for glibc <= 2.11. Sergey Matveev
[PATCH] [sanitizer] Fix kThreadDescriptorSize for glibc <= 2.11. Sergey Matveev
[PATCH] [sanitizer] Fix kThreadDescriptorSize for glibc <= 2.11. Kostya Serebryany
[PATCH] [lsan] Add __lsan_disable() and __lsan_enable(). Sergey Matveev
[PATCH] [lsan] Add __lsan_disable() and __lsan_enable(). Kostya Serebryany
[PATCH] [lsan] Add __lsan_disable() and __lsan_enable(). Sergey Matveev
[PATCH] [lsan] Add __lsan_disable() and __lsan_enable(). Sergey Matveev
[PATCH] [lsan] Add __lsan_disable() and __lsan_enable(). Kostya Serebryany
[compiler-rt] r183099 - [lsan] Add __lsan_disable() and __lsan_enable(). Sergey Matveev
[PATCH] [lsan] Add __lsan_disable() and __lsan_enable(). Sergey Matveev
[llvm] r183100 - Introduce needsCleanup() for APFloat and APInt. Manuel Klimek
[PATCH] Introduce needsCleanup() for APFloat and APInt Manuel Klimek
[PATCH] ASan Linux MIPS32 support Jyun-Yan You
[PATCH] Do not transform PHI to select if doing so would be unsafe Rafael Espíndola
[PATCH] [LLVM] ASan Linux MIPS32 support Kostya Serebryany
[PATCH] [compiler-rt] ASan Linux MIPS32 support Kostya Serebryany
[PATCH] [compiler-rt] ASan Linux MIPS32 support Kostya Serebryany
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Tom Stellard
[llvm] r183102 - Correct handling invalid filename in llvm-symbolizer Alexey Samsonov
[PATCH] [lsan] Implement __lsan_suppress_object(). Sergey Matveev
[PATCH] [lsan] Implement __lsan_suppress_object(). Alexey Samsonov
[PATCH] [lsan] Implement __lsan_suppress_object(). Sergey Matveev
[PATCH] [lsan] Implement __lsan_suppress_object(). Kostya Serebryany
[PATCH] ASan Linux MIPS32 support Kostya Serebryany
[PATCH] [LLVM] ASan Linux MIPS32 support Jyun-Yan You
[PATCH] [lsan] Implement __lsan_suppress_object(). Sergey Matveev
[PATCH] ASan Linux MIPS32 support Jyun-Yan You
[llvm] r183103 - X86: sub_xmm registers are 128 bits wide. Ahmed Bougacha
[PATCH] [lsan] Implement __lsan_suppress_object(). Kostya Serebryany
[llvm] r183020 - Add a way to define the bit range covered by a SubRegIndex. Ahmed Bougacha
[llvm] r183104 - [asan] ASan Linux MIPS32 support (llvm part), patch by Jyun-Yan Y Kostya Serebryany
[compiler-rt] r183105 - [asan] ASan Linux MIPS32 support (compiler-rt part), patch by Jyun-Yan Y Kostya Serebryany
[PATCH] ASan Linux MIPS32 support Kostya Serebryany
[PATCH] [lsan] Implement __lsan_suppress_object(). Sergey Matveev
[PATCH] [lsan] Implement __lsan_suppress_object(). Sergey Matveev
[llvm] r183106 - R600: Constraints input regs of interp_xy,_zw Vincent Lejeune
[llvm] r183107 - R600: use capital letter for PV channel Vincent Lejeune
[llvm] r183108 - R600: CALL_FS consumes a stack size entry Vincent Lejeune
[llvm] r183111 - R600: 3 op instructions have no write bit but the result are store in PV Vincent Lejeune
[polly] reorganize scop detection for faster compiles Sebastian Pop
[polly] scop detection: could we stop iterating over uses? Sebastian Pop
[polly] r183113 - scop detection: do not run scop detection on regions without loops Sebastian Pop
[polly] r183114 - scop detection: do not call getAliasSetForPointer when IgnoreAliasing Sebastian Pop
[llvm] r183108 - R600: CALL_FS consumes a stack size entry Alex Deucher
[llvm] r183094 - Sparc: Add support for indirect branch and blockaddress in Sparc backend. Jakob Stoklund Olesen
[PATCH] R600: Add HD3XXX to hardware generation enum Tom Stellard
[llvm] r183108 - R600: CALL_FS consumes a stack size entry Vincent Lejeune
[llvm] r183090 - Sparc: When storing 0, use %g0 directly in the store instruction instead of Jakob Stoklund Olesen
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Owen Anderson
[compiler-rt] r182726 - Improve support for compiler-rt tests in CMake build. Greg Fitzgerald
Switch case-ranges, new approach (PR1255). Stepan Dyatkovskiy
[PATCH] R600: Add HD3XXX to hardware generation enum Alex Deucher
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Tom Stellard
[llvm] r183130 - R600/SI: Rework MUBUF store instructions Tom Stellard
[llvm] r183131 - R600/SI: Add support for global loads Tom Stellard
[llvm] r183132 - R600/SI: Fixup CopyToReg register class in PostprocessISelDAG() Tom Stellard
[llvm] r183133 - R600/SI: Handle nodes with glue results correctly SITargetLowering::foldOperands() Tom Stellard
[llvm] r183134 - R600/SI: Handle REG_SEQUENCE in fitsRegClass() Tom Stellard
[llvm] r183135 - R600/SI: Adjust some instructions' out register class after ISel Tom Stellard
[llvm] r183136 - R600/SI: Custom lower i64 sign_extend Tom Stellard
[llvm] r183137 - R600/SI: Add a calling convention for compute shaders Tom Stellard
[llvm] r183138 - R600/SI: Add support for work item and work group intrinsics Tom Stellard
[PATCH] Do not transform PHI to select if doing so would be unsafe David Majnemer
[PATCH] Do not transform PHI to select if doing so would be unsafe Rafael Ávila De Espíndola
[llvm] r183135 - R600/SI: Adjust some instructions' out register class after ISel Rafael Ávila De Espíndola
[llvm] r183132 - R600/SI: Fixup CopyToReg register class in PostprocessISelDAG() Rafael Ávila De Espíndola
[PATCH] [lld][ELF] Add linker script ENTRY command Rui Ueyama
[PATCH] [lld][ELF] Add linker script ENTRY command Michael Spencer
[PATCH] [PECOFF][Writer] Implement the writer that can emit text section. Rui Ueyama
[lld] r183141 - [lld][ELF] Add parser for linker script ENTRY command Rui Ueyama
[llvm] r183106 - R600: Constraints input regs of interp_xy,_zw Rafael Ávila De Espíndola
[PATCH] [lld][ELF] Add linker script ENTRY command Rui Ueyama
[llvm] r183132 - R600/SI: Fixup CopyToReg register class in PostprocessISelDAG() Tom Stellard
[llvm] r183108 - R600: CALL_FS consumes a stack size entry Rafael Ávila De Espíndola
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Matt Arsenault
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Matt Arsenault
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Matt Arsenault
[llvm] r183133 - R600/SI: Handle nodes with glue results correctly SITargetLowering::foldOperands() Sean Silva
[llvm] r183134 - R600/SI: Handle REG_SEQUENCE in fitsRegClass() Sean Silva
[llvm] r183132 - R600/SI: Fixup CopyToReg register class in PostprocessISelDAG() Sean Silva
[PATCH] x86_64: designate most general purpose and SSE registers as callee save under coldcc Peter Collingbourne
[llvm] r183143 - Enable mcjit tests on ppc64 when building with cmake. Rafael Espindola
Support OpenBSD's native frame protection conventions Matthew Dempsky
[llvm] r183147 - Update RuntimeDyldELF::findOPDEntrySection the new relocation iterators. Rafael Espindola
[llvm] r183148 - Remove dead code. Rafael Espindola
[llvm] r183108 - R600: CALL_FS consumes a stack size entry Bill Wendling
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Matt Arsenault
[llvm] r183151 - SimplifyCFG: Small cleanup, use ICmpInst::isEquality() David Majnemer
R600 optimizations Tom Stellard
[PATCH] Vselect improvements Matt Arsenault
[llvm] r183152 - SimplifyCFG: Do not transform PHI to select if doing so would be unsafe David Majnemer
[PATCH] Vselect improvements Nadav Rotem
[PATCH] Vselect improvements Nadav Rotem
[PATCH 1/2] TableGen: Generate a function for getting operand indices based on their defined names Tom Stellard
[PATCH 2/2] R600: Use new getNamedOperandIdx function generated by TableGen. Tom Stellard
[llvm] r182976 - Reapply with r182909 with a fix to the calculation of the new indices for Nick Lewycky
[zorg] r183166 - Add code to get upstream compiler and sanity test it for phased LNT builders. David Dean
[llvm] r183167 - Delete dead safety check. Nick Lewycky
[zorg] r183168 - Add support for submitting results to an LNT database for phased LNT builders. David Dean
[zorg] r183169 - Add support for using '-flto' for phased LNT builders. David Dean
[llvm] r182976 - Reapply with r182909 with a fix to the calculation of the new indices for Nadav Rotem
[llvm] r182976 - Reapply with r182909 with a fix to the calculation of the new indices for Nick Lewycky
[zorg] r183170 - Add steps to pull the LNT sources and the LLVM test-suite for LNT builders. David Dean
[zorg] r183171 - Add support to specify an additional svn repository for test-suite-externals for phased LNT builders. David Dean
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[llvm] r183174 - Fix a defect in code-layout pass, improving Benchmarks/Olden/em3d/em3d by about 30% Shuxin Yang
[llvm] r183175 - Silencing an MSVC warning about */ being found outside of a comment. Aaron Ballman
[llvm] r183176 - Silencing an MSVC warning about mixing bool and unsigned int. Aaron Ballman
[PATCH] Internal option to warn on a given stack size. Sean Silva
[patch] Second part of pr16069 Rafael Espíndola
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[llvm] r183179 - IEEE-754R 5.7.2 General Operations is* operations (except for isCanonical). Michael Gottesman
[compiler-rt] r182726 - Improve support for compiler-rt tests in CMake build. Bill Wendling
[dragonegg] r183184 - Creating release candidate rc3 from release_33 branch Bill Wendling
[test-suite] r183185 - Creating release candidate rc3 from release_33 branch Bill Wendling
[dragonegg] r183194 - Removing 3.3rc3 tag. Bill Wendling
[test-suite] r183195 - Removing 3.3rc3 tag. Bill Wendling
[dragonegg] r183201 - Creating release candidate rc3 from release_33 branch Bill Wendling
[test-suite] r183202 - Creating release candidate rc3 from release_33 branch Bill Wendling
[PATCH] Fix crash in ARM backend inside of ARMConstantIslandPass David Majnemer
[PATCH] [CMake/PPC64]: Add -mminimal-toc to CFLAGS if compiler is gcc < 4.6 on powerpc64 Kai Nacke
[patch] Second part of pr16069 David Majnemer
[llvm] r183210 - We are now in 3.4 land. We don't need the 3.3 releaese notes in ToT anymore. Bill Wendling
[llvm] r183210 - We are now in 3.4 land. We don't need the 3.3 releaese notes in ToT anymore. Duncan Sands
[llvm] r183174 - Fix a defect in code-layout pass, improving Benchmarks/Olden/em3d/em3d by about 30% Chandler Carruth
[llvm] r183213 - [llvm-symbolizer] Avoid calling slow getSymbolSize for Mach-O files. Assume that symbols with zero size are in fact large enough. Alexey Samsonov
[compiler-rt] r183214 - Fix ALIGNED misuse in asan_thread.cc (built on all platforms); also, add a comment to the ALIGNED macro describing the correct usage Timur Iskhodzhanov
[llvm] r183215 - Test commit for user vmedic, to verify commit access. One line of comment is added to MipsAsmParser.cpp. Vladimir Medic
[llvm] r183216 - Preserve const correctness. Benjamin Kramer
[PATCH] Fix crash in ARM backend inside of ARMConstantIslandPass James Molloy
[compiler-rt] r183218 - [asan] Fix invalid thread registry access when checking if LSan is disabled. Sergey Matveev
[PATCH] Internal option to warn on a given stack size. Chandler Carruth
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Alexey Samsonov
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Kostya Serebryany
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Timur Iskhodzhanov
[PATCH] Fix crash in ARM backend inside of ARMConstantIslandPass David Majnemer
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap David Majnemer
[llvm] r183219 - Typo: s/caes/cases/ in SimplifyCFG Hans Wennborg
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Alexey Samsonov
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Alexey Samsonov
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Timur Iskhodzhanov
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Alexey Samsonov
[PATCH] [lsan] Implement __lsan_suppress_object(). Alexander Potapenko
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Alexey Samsonov
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Alexey Samsonov
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Timur Iskhodzhanov
[compiler-rt] r183220 - Call __asan_free_hook() before marking the chunk quarantinned Alexey Samsonov
[PATCH] Call __asan_free_hook() before marking the chunk quarantinned Kostya Serebryany
[PATCH] Fix crash in ARM backend inside of ARMConstantIslandPass Renato Golin
[compiler-rt] r183221 - [msan] Implement __sanitizer_unaligned_*. Evgeniy Stepanov
[PATCH] Fix crash in ARM backend inside of ARMConstantIslandPass James Molloy
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap James Molloy
[compiler-rt] r183224 - [sanitizer] Fix __sanitizer_unaligned_* to work with unaligned data types. Evgeniy Stepanov
[compiler-rt] r183225 - [sanitizer] Fix windows build. Evgeniy Stepanov
[llvm] r183226 - Second part of pr16069 Rafael Espindola
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap Rafael Espíndola
[llvm] r183228 - R600: Add a test for r183108 Vincent Lejeune
[llvm] r183229 - R600: Swizzle texture/export instructions Vincent Lejeune
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap James Molloy
[llvm] r183230 - Remove "-Wl, -seg1addr -Wl, 0xE0000000" from link options. Bob Wilson
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap Rafael Ávila De Espíndola
[polly] reorganize scop detection for faster compiles Tobias Grosser
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap James Molloy
[zorg] r183232 - Add steps to cleanup/install virtual environment to run the LNT tests for phased LNT builders. David Dean
[llvm] r183216 - Preserve const correctness. dag at cray.com
[compiler-rt] r183218 - [asan] Fix invalid thread registry access when checking if LSan is disabled. Alexander Potapenko
[zorg] r183235 - Add steps to run the LNT tests for phased LNT builders. David Dean
[llvm] r183215 - Test commit for user vmedic, to verify commit access. One line of comment is added to MipsAsmParser.cpp. dag at cray.com
[llvm] r183215 - Test commit for user vmedic, to verify commit access. One line of comment is added to MipsAsmParser.cpp. Bob Wilson
[PATCH] RemapValue() assert during type legalisation Richard Sandiford
[llvm] r183216 - Preserve const correctness. Benjamin Kramer
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[llvm] r183216 - Preserve const correctness. dag at cray.com
[llvm] r183174 - Fix a defect in code-layout pass, improving Benchmarks/Olden/em3d/em3d by about 30% Shuxin Yang
[llvm] r183213 - [llvm-symbolizer] Avoid calling slow getSymbolSize for Mach-O files. Assume that symbols with zero size are in fact large enough. Eric Christopher
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass David Majnemer
[llvm] r183239 - IndVarSimplify: check if loop invariant expansion can trap David Majnemer
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap David Majnemer
[PATCH] Fix crash in ARM backend inside of ARMConstantIslandPass David Majnemer
[zorg] r183240 - Update comments/documentation for phased LNT build factory. David Dean
[zorg] r183241 - Remove 'alwaysUseLatest=True' when pulling the llvm test-suite, it should use the same revision as the compiler we're using. David Dean
[llvm] r183243 - Sparc: No functionality change. Cleanup whitespaces, comment formatting etc., Venkatraman Govindaraju
[llvm] r183094 - Sparc: Add support for indirect branch and blockaddress in Sparc backend. Venkatraman Govindaraju
[PATCH] Internal option to warn on a given stack size. Evan Cheng
[PATCH] Internal option to warn on a given stack size. Sean Silva
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap Rafael Espíndola
[llvm] r183210 - We are now in 3.4 land. We don't need the 3.3 releaese notes in ToT anymore. Akira Hatanaka
Change how globalopt handles aliases in llvm.used Rafael Espíndola
[compiler-rt] r183225 - [sanitizer] Fix windows build. Richard Smith
[llvm] r183210 - We are now in 3.4 land. We don't need the 3.3 releaese notes in ToT anymore. Bill Wendling
[llvm] r183210 - We are now in 3.4 land. We don't need the 3.3 releaese notes in ToT anymore. Bill Wendling
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
ClamAV problem on ppc64 buildbot. Was: Re: ppc64 clang LNT buildbot / reference_output / test failures Will Schmidt
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap David Majnemer
[llvm] r183248 - Fix link. Richard Smith
ClamAV problem on ppc64 buildbot. Was: Re: ppc64 clang LNT buildbot / reference_output / test failures Renato Golin
R600 optimizations Vincent Lejeune
[llvm] r183255 - SubtargetEmitter fix Arnold Schwaighofer
[llvm] r183256 - ARMInstrInfo: Improve isSwiftFastImmShift Arnold Schwaighofer
[llvm] r183257 - ARM sched model: Add divsion, loads, branches, vfp cvt Arnold Schwaighofer
[llvm] r183258 - ARM sched model: Add more ALU and CMP instructions Arnold Schwaighofer
[llvm] r183259 - ARM sched model: Add more ALU and CMP thumb2 instructions Arnold Schwaighofer
[llvm] r183260 - ARM sched model: Add more ALU and CMP thumb instructions Arnold Schwaighofer
[llvm] r183261 - ARM sched model: Add preload instructions Arnold Schwaighofer
[llvm] r183262 - ARM sched model: Add preload thumb2 instructions Arnold Schwaighofer
[llvm] r183263 - ARM sched model: Add branch instructions Arnold Schwaighofer
[llvm] r183264 - ARM sched model: Add branch thumb2 instructions Arnold Schwaighofer
[llvm] r183265 - ARM sched model: Add branch thumb instructions Arnold Schwaighofer
[llvm] r183266 - ARM sched model: Cortex A9 - More InstRW sched resources Arnold Schwaighofer
[llvm] r183267 - ARM sched model: Add integer arithmetic instructions on Swift Arnold Schwaighofer
[llvm] r183268 - ARM sched model: Add integer load/store instructions on Swift Arnold Schwaighofer
[llvm] r183269 - ARM sched model: Add integer VFP/SIMD instructions on Swift Arnold Schwaighofer
[llvm] r183270 - ARM sched model: Add SIMD/VFP load/store instructions on Swift Arnold Schwaighofer
[llvm] r183271 - ARM sched model: Add VFP div instruction on Swift Arnold Schwaighofer
[llvm] r183273 - Revert series of sched model patches until I figure out what is going on. Arnold Schwaighofer
[llvm] r183275 - Cortex-R5 can issue Thumb2 integer division instructions. Evan Cheng
[llvm] r183278 - R600: Const/Neg/Abs can be folded to dot4 Vincent Lejeune
[llvm] r183279 - R600: Add a pass that merge Vector Register Vincent Lejeune
[llvm] r183280 - [docs] Replace non-existent LLVM_YAML_UNIQUE_TYPE() macro Sean Silva
[patch] PR15662: reordered function parameters when inlining David Blaikie
[patch] PR15662: reordered function parameters when inlining Eric Christopher
[PATCH] Teach AsmPrinter how to print odd constants. Quentin Colombet
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass JF Bastien
[PATCH] ARM FastISel integer sext/zext improvements JF Bastien
[llvm] r183284 - Handle relocations that don't point to symbols. Rafael Espindola
[lld] r183285 - Now that llvm-readobj is fixed, enable this test. Rafael Espindola
[lld] r182077 - [lld][ELF][All Archs] Addend is used by dynamic relocations Rafael Espíndola
[llvm] r183286 - Revert "R600: Add a pass that merge Vector Register" Rafael Espindola
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass David Majnemer
[llvm] r183287 - Move BinaryRef to a new include/llvm/Object/YAML.h file. Rafael Espindola
[llvm] r183288 - Handle (at least don't crash on) relocations with no symbols. Rafael Espindola
[llvm] r183293 - Don't print default values for NumberOfAuxSymbols and AuxiliaryData. Rafael Espindola
[llvm] r183294 - R600: Make sure to schedule AR register uses and defs in the same clause Tom Stellard
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass JF Bastien
[compiler-rt] r183225 - [sanitizer] Fix windows build. Kostya Serebryany
[llvm] r183279 - R600: Add a pass that merge Vector Register Rafael Espíndola
[llvm] r183297 - PR15662: Optimized debug info produces out of order function parameters David Blaikie
[patch] PR15662: reordered function parameters when inlining David Blaikie
[compiler-rt] r183225 - [sanitizer] Fix windows build. Evgeniy Stepanov
[polly] scop detection: could we stop iterating over uses? Tobias Grosser
[polly] scop detection: could we stop iterating over uses? Tobias Grosser
[polly] scop detection: could we stop iterating over uses? Hongbin Zheng
[llvm] r183302 - Fix a tblgen subtargetemitter bug, for future Swift support. Andrew Trick
[PATCH] Changing the Back-end when Target Options Change Bill Wendling
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap Andrew Trick
[PATCH] Changing the Back-end when Target Options Change Bill Wendling
[PATCH] IndVarSimplify does not check if loop invariant expansion can trap James Molloy
[compiler-rt] r183218 - [asan] Fix invalid thread registry access when checking if LSan is disabled. Sergey Matveev
[llvm] r183303 - The GNU/HURD is also using the libc. Therefor, endian.h should be included, not machine/endian.h. See full build log https://buildd.debian.org/status/fetch.php?pkg=llvm-toolchain-3.3&arch=hurd-i386&ver=1%3A3.3~%2Brc3-1~exp1&stamp=1370358869 Sylvestre Ledru
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass James Molloy
[PATCH] RRX(S) should accept all registers as operands Mihail Popa
Please review - X86 instructions domain Demikhovsky, Elena
[PATCH] RRX(S) should accept all registers as operands Tim Northover
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass Tim Northover
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass James Molloy
[llvm] r183307 - This is a simple patch that changes RRX and RRXS to accept all registers as operands. Mihai Popa
[lld] r182077 - [lld][ELF][All Archs] Addend is used by dynamic relocations Shankar Easwaran
PATCH: Add sanitizer builder and buildslave Alexey Samsonov
[llvm] r183311 - SubtargetEmitter fix Arnold Schwaighofer
[llvm] r183238 - ARM: Fix crash in ARM backend inside of ARMConstantIslandPass JF Bastien
[PATCH] [lsan] Implement __lsan_suppress_object(). Kostya Serebryany
PATCH: Add sanitizer builder and buildslave Alexey Samsonov
[PATCH] ARM: ISB options other than SY are reserved Amaury de la Vieuville
[PATCH] ARM: fix VCVT decoding when UNDEF Amaury de la Vieuville
[llvm] r183314 - ARMInstrInfo: Improve isSwiftFastImmShift Arnold Schwaighofer
[PATCH] ARM: Enforce decoding rules for VLD# Amaury de la Vieuville
[PATCH] ARM: Enforce decoding rules for VLD# Tim Northover
[PATCH] ARM: Enforce decoding rules for VLD# Amaury de la Vieuville
[PATCH] ARM: fix VCVT decoding when UNDEF Tim Northover
[llvm] r183319 - ARM sched model: Add divsion, loads, branches, vfp cvt Arnold Schwaighofer
[llvm] r183321 - ARM sched model: Add more ALU and CMP instructions Arnold Schwaighofer
[PATCH] Fix VGATHER operand constraints Michael Liao
[PATCH] FIx PR16026 Michael Liao
[llvm] r183326 - Represent symbols with a SymbolIndex, SectionIndex pair. Rafael Espindola
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Christian König
[PATCH] FIx PR16026 Nadav Rotem
[llvm] r183327 - [PATCH] Fix VGATHER* operand constraints Michael Liao
[PATCH] Fix VGATHER operand constraints Michael Liao
R600 Patches: Cleanup subtarget definitions Tom Stellard
R600 Patches: Private memory fixes Tom Stellard
[PATCH] FIx PR16026 Michael Liao
[llvm] r183328 - Use IRBuilder instead of ConstantInt methods. It simplifies code a little bit. Jakub Staszak
[PATCH] ARM FastISel integer sext/zext improvements Eric Christopher
[llvm] r183332 - yaml2obj: add -format=<fmt> to choose input YAML interpretation Sean Silva
[PATCH] FIx PR16026 Nadav Rotem
Please review - X86 instructions domain Jim Grosbach
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Matt Arsenault
[llvm] r183334 - [mips] brcond + setgt/setugt instruction selection patterns. Akira Hatanaka
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Owen Anderson
[llvm] r183335 - yaml2obj: split out COFF logic into separate file Sean Silva
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Owen Anderson
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Matt Arsenault
[llvm] r183314 - ARMInstrInfo: Improve isSwiftFastImmShift Matt Beaumont-Gay
[llvm] r183336 - R600: Schedule copy from phys register at beginning of block Vincent Lejeune
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Tom Stellard
[llvm] r183337 - Don't hide the first ELF symbol. Rafael Espindola
[lld] r183338 - Update for llvm's r183337. Rafael Espindola
[llvm] r183279 - R600: Add a pass that merge Vector Register Vincent Lejeune
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Owen Anderson
[llvm] r183339 - [ELF] Add ELFOSABI_GNU. Sean Silva
[llvm] r183279 - R600: Add a pass that merge Vector Register Rafael Espíndola
[llvm] r183314 - ARMInstrInfo: Improve isSwiftFastImmShift Arnold
[llvm] r183341 - [docs] Add link to SysV ABI document. Sean Silva
[llvm] r183342 - [docs] Add link to C++ ABI document. Sean Silva
[llvm] r183343 - R600: Add a pass that merge Vector Register Vincent Lejeune
[PATCH] Fix VGATHER operand constraints Dmitry Babokin
[PATCH] [ELF] Refactor File.h. Rui Ueyama
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[llvm] r183287 - Move BinaryRef to a new include/llvm/Object/YAML.h file. Sean Silva
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Shankar Kalpathi Easwaran
[llvm] r183345 - Add writeAsBinary(raw_ostream &) method to BinaryRef. Sean Silva
[llvm] r183346 - Add space to assert message. Bill Wendling
[lld] r183347 - [Driver][Core] Handle -mllvm option. Rui Ueyama
[llvm] r183343 - R600: Add a pass that merge Vector Register Sean Silva
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Mark Lacey
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[llvm] r183348 - Comment BinaryRef::Data. Sean Silva
[llvm] r183349 - Add BinaryRef binary_size() method. Sean Silva
[llvm] r183350 - Rename BinaryRef::isBinary to more descriptive DataIsHexString. Sean Silva
[PATCH] Changing the Back-end when Target Options Change Dan Gohman
[llvm] r183351 - R600: Replace predicate loop with predicate function Tom Stellard
[PATCH] X86: Stop LEA64_32r lying about its operands Tim Northover
[llvm] r183133 - R600/SI: Handle nodes with glue results correctly SITargetLowering::foldOperands() Tom Stellard
[llvm] r183352 - Add writeAsHex(raw_ostream &) method to BinaryRef. Sean Silva
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[PATCH] [ELF] Refactor File.h. Rui Ueyama
[llvm] r183353 - Remove error-prone methods of BinaryRef. Sean Silva
[llvm] r183354 - Rename operator== parameter to `RHS`. Sean Silva
[llvm] r183287 - Move BinaryRef to a new include/llvm/Object/YAML.h file. Sean Silva
Change how globalopt handles aliases in llvm.used Nick Lewycky
[llvm] r183356 - Don't cache the TargetLoweringInfo object inside of the FunctionLowering object. Bill Wendling
[PATCH] Internal option to warn on a given stack size. Chandler Carruth
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Nick Lewycky
[llvm] r183360 - Use IRBuilder instead of ConstantInt methods. Jakub Staszak
[llvm] r183361 - Cache the TargetLowering info object as a pointer. Bill Wendling
[llvm] r183362 - Add some class documentation to BinaryRef. Sean Silva
[llvm] r183363 - Remove unneeded cast<>. Jakub Staszak
[PATCH] ARM FastISel integer sext/zext improvements JF Bastien
[llvm] r183365 - Cast to the proper type. Bill Wendling
[llvm] r183365 - Cast to the proper type. Sean Silva
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Shankar Kalpathi Easwaran
[PATCH] [ELF] Refactor File.h. Shankar Easwaran
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[PATCH] ARM: Enforce decoding rules for VLD# Tim Northover
[llvm] r183369 - Trailing linefeed. NAKAMURA Takumi
[llvm] r183370 - R600OptimizeVectorRegisters.cpp: Suppress a warning. [-Wunused-variable] NAKAMURA Takumi
[llvm] r183371 - R600OptimizeVectorRegisters.cpp: Tweak a warning. [-Wsometimes-uninitialized] NAKAMURA Takumi
[llvm] r183343 - R600: Add a pass that merge Vector Register NAKAMURA Takumi
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Shankar Kalpathi Easwaran
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Mark Lacey
[PATCH] [ELF] Refactor File.h. Rui Ueyama
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[llvm] r183385 - Cast to the correct type. Pointer, not reference. Bill Wendling
[llvm] r183365 - Cast to the proper type. Bill Wendling
[llvm] r183343 - R600: Add a pass that merge Vector Register Vincent Lejeune
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Christian König
[PATCH] llvm::sys::process: Use GetCurrentProcessId to get PID on Windows Kim Gräsman
[compiler-rt] r183387 - [ASan] make free_hook_realloc test more robust Alexey Samsonov
[PATCH] [CMake/PPC64]: Add -mminimal-toc to CFLAGS if compiler is gcc < 4.6 on powerpc64 Richard Sandiford
[compiler-rt] r183390 - [ASan] One more fix for realloc: check that reallocated chunk is valid before calling memcpy Alexey Samsonov
[compiler-rt] r183391 - [ASan] Add a few tests for use-after-scope mode Alexey Samsonov
[PATCH] ARM: Enforce decoding rules for VLD# Amaury de la Vieuville
[PATCH] ARM: fix VCVT decoding when UNDEF Amaury de la Vieuville
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Duncan Sands
[compiler-rt] r183392 - [LSan] remove unneeded empty directory Alexey Samsonov
[compiler-rt] r183395 - [ASan] move all lit_tests under TestCases Alexey Samsonov
[PATCH] [CMake/PPC64]: Add -mminimal-toc to CFLAGS if compiler is gcc < 4.6 on powerpc64 Kai Nacke
[compiler-rt] r183395 - [ASan] move all lit_tests under TestCases Sergey Matveev
[compiler-rt] r183395 - [ASan] move all lit_tests under TestCases Alexey Samsonov
[llvm] r183287 - Move BinaryRef to a new include/llvm/Object/YAML.h file. Rafael Espíndola
[compiler-rt] r183400 - [ASan] lit tests: create common autogenerated config for running compiler-rt lit tests, and use it in ASan Alexey Samsonov
[llvm] r183336 - R600: Schedule copy from phys register at beginning of block Benjamin Kramer
[compiler-rt] r183401 - [ASan] create common autogenerated config for running compiler-rt unit tests, and use it in ASan Alexey Samsonov
[compiler-rt] r183402 - tsan: fix darwin Go build Dmitry Vyukov
[llvm] r183403 - Print symbol names in relocations when dumping COFF as YAML. Rafael Espindola
[PATCH, 3.3 docs] Add PowerPC release notes Bill Schmidt
[compiler-rt] r183405 - tsan: fix darwin Go crashes Dmitry Vyukov
[PATCH, 3.3 docs] Add PowerPC release notes Hal Finkel
[compiler-rt] r183407 - Remove a bunch of copy-paste: use common config for sanitizer lit/unit tests Alexey Samsonov
[compiler-rt] r183408 - tsan: always strip bottom frame in Go reports Dmitry Vyukov
[llvm] r183345 - Add writeAsBinary(raw_ostream &) method to BinaryRef. Rafael Espíndola
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Mark Lacey
[compiler-rt] r183410 - Simplify lit configs for asan/lsan/msan unit tests Alexey Samsonov
[PATCH] R600: Anti dep better handled in tex clause Vincent Lejeune
[PATCH] [lsan] Implement __lsan_suppress_object(). Sergey Matveev
[PATCH] [lsan] Implement __lsan_suppress_object(). Kostya Serebryany
[compiler-rt] r183411 - [ASan] make pthread_getschedparam test more robust Alexey Samsonov
[PATCH] [sanitizer] Do not fall back to SlowUnwindStack() in GetStackTrace() Sergey Matveev
[PATCH] [ELF] Refactor File.h. Shankar Easwaran
[compiler-rt] r183412 - [lsan] Implement __lsan_ignore_object(). Sergey Matveev
[llvm] r183413 - R600: Remove leftover code in R600MachineScheduler.cpp Vincent Lejeune
[PATCH] [sanitizer] Do not fall back to SlowUnwindStack() in GetStackTrace() Kostya Serebryany
[compiler-rt] r183414 - [sanitizer] Do not fall back to SlowUnwindStack() in GetStackTrace() Sergey Matveev
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Duncan Sands
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Shankar Kalpathi Easwaran
[compiler-rt] r183418 - tsan: use memory access size for Go after all Dmitry Vyukov
[PATCH] Add support for subsections to the ELF assembler. Fixes PR8717. Sid Manning
[PATCH] R600: Anti dep better handled in tex clause Tom Stellard
[dragonegg] r183419 - Don't run the full inliner when passed -O3 -fplugin-arg-dragonegg-ir-optimize=0. Duncan Sands
[llvm] r183421 - ARM sched model: Add more ALU and CMP thumb2 instructions Arnold Schwaighofer
[llvm] r183343 - R600: Add a pass that merge Vector Register David Blaikie
[llvm] r183345 - Add writeAsBinary(raw_ostream &) method to BinaryRef. Shankar Easwaran
[llvm] r183422 - Revert "Use IRBuilder instead of ConstantInt methods. It simplifies code a little bit." Rafael Espindola
[llvm] r183423 - ARM sched model: Add more ALU and CMP thumb instructions Arnold Schwaighofer
[llvm] r183328 - Use IRBuilder instead of ConstantInt methods. It simplifies code a little bit. Rafael Espíndola
[PATCH] Move StructurizeCFG out of R600 to generic Transforms Matt Arsenault
[llvm] r183424 - Teach llvm-objdump with the -macho parser how to use the data in code table Kevin Enderby
[llvm] r183425 - ARM sched model: Add preload instructions Arnold Schwaighofer
[llvm] r183354 - Rename operator== parameter to `RHS`. David Blaikie
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Mark Lacey
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Mark Lacey
[llvm] r183345 - Add writeAsBinary(raw_ostream &) method to BinaryRef. Benjamin Kramer
[llvm] r183426 - Remove unimplemented definition. Found using [-Wunused-member-function]. Jakub Staszak
[llvm] r183427 - ARM sched model: Add preload thumb2 instructions Arnold Schwaighofer
[PATCH, 3.3 docs] Add PowerPC release notes Bill Wendling
[llvm] r183428 - ARM sched model: Add branch instructions Arnold Schwaighofer
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Duncan Sands
[compiler-rt] r183429 - [lsan] Put SANITIZER_INTERFACE_ATTRIBUTE on LSan interface functions. Sergey Matveev
[llvm] r183430 - ARM sched model: Add branch thumb2 instructions Arnold Schwaighofer
[dragonegg] r183431 - When LLVM optimization is explicitly turned off, don't run the always-inliner Duncan Sands
[llvm] r183432 - ARM sched model: Add branch thumb instructions Arnold Schwaighofer
[llvm] r183422 - Revert "Use IRBuilder instead of ConstantInt methods. It simplifies code a little bit." Duncan Sands
Support OpenBSD's native frame protection conventions Matthew Dempsky
[llvm] r183433 - Add a testcase from pr16244. Rafael Espindola
Support OpenBSD's native frame protection conventions Rafael Espíndola
[llvm] r183435 - ARM sched model: Cortex A9 - More InstRW sched resources Arnold Schwaighofer
[llvm] r183436 - ARM sched model: Add integer arithmetic instructions on Swift Arnold Schwaighofer
[llvm] r183424 - Teach llvm-objdump with the -macho parser how to use the data in code table Jim Grosbach
[llvm] r183438 - ARM sched model: Add integer load/store instructions on Swift Arnold Schwaighofer
[llvm] r183439 - Re-apply "Use IRBuilder instead of ConstantInt methods." with the fixed issues. Jakub Staszak
[llvm] r183441 - ARM sched model: Add integer VFP/SIMD instructions on Swift Arnold Schwaighofer
[llvm] r183442 - Move the test for the data in code into the ARM directory as it is an ARM Kevin Enderby
[llvm] r183424 - Teach llvm-objdump with the -macho parser how to use the data in code table Kevin Enderby
[llvm] r183445 - ARM sched model: Add SIMD/VFP load/store instructions on Swift Arnold Schwaighofer
[llvm] r183446 - Debug Info: simplify parameter ordering preservation David Blaikie
[llvm] r183447 - Revert "ARM sched model: Add SIMD/VFP load/store instructions on Swift" Arnold Schwaighofer
[PATCH] R600: Use a refined heuristic to choose when switching clause Vincent Lejeune
[llvm] r183454 - Fix break in r183446 - helps to increment the iterator in a loop David Blaikie
[llvm] r183456 - Jeffrey Yasskin volunteered to benchmark the vectorizer on -O2 or -Os when compiling chrome. This patch adds a new flag to enable vectorization on all levels and not only on -O3. It should go away once we make a decision. Nadav Rotem
[llvm] r183458 - R600: Rewrite an awkward loop in R600MachineScheduler Vincent Lejeune
[llvm] r183458 - R600: Rewrite an awkward loop in R600MachineScheduler David Blaikie
[llvm] r183459 - CodeGenSchedule: smallvector.push_back(smallvector[0]) is dangerous Arnold Schwaighofer
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[llvm] r183459 - CodeGenSchedule: smallvector.push_back(smallvector[0]) is dangerous David Blaikie
[llvm] r183460 - Remove unneeded #include. Jakub Staszak
[llvm] r183461 - Simplify code. No functionality change. Jakub Staszak
[llvm] r183459 - CodeGenSchedule: smallvector.push_back(smallvector[0]) is dangerous Andrew Trick
[PATCH] ARM: Form paired load after stack coloring. Quentin Colombet
[llvm] r183463 - [Sparc]: Use cmp instruction instead of subcc to compare integers. Venkatraman Govindaraju
[llvm] r183464 - ARM sched model: Add SIMD/VFP load/store instructions on Swift Arnold Schwaighofer
[llvm] r183465 - CodeGenSchedule: Use resize instead of copying a vector Arnold Schwaighofer
[llvm] r183459 - CodeGenSchedule: smallvector.push_back(smallvector[0]) is dangerous Arnold Schwaighofer
[PATCH] ARM: Form paired load after stack coloring. Nadav Rotem
[PATCH] ARM: Form paired load after stack coloring. Quentin Colombet
[llvm] r183472 - ARM sched model: Add VFP div instruction on Swift Arnold Schwaighofer
[PATCH] [PECOFF][Writer] Implement the writer that can emit text section. Michael Spencer
[llvm] r183477 - ARM sched model: Use the right resources for DIV Arnold Schwaighofer
[lld] r183478 - [PECOFF][Writer] Implement the writer that can emit text section. Rui Ueyama
[PATCH] [PECOFF][Writer] Implement the writer that can emit text section. Rui Ueyama
[PATCH 1/2] TableGen: Generate a function for getting operand indices based on their defined names Tom Stellard
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Mark Lacey
[PATCH] R600: Use a refined heuristic to choose when switching clause Tom Stellard
[patch] FastISel omitting unused parameters hurts debug info David Blaikie
[llvm] r183484 - DIBuilder: No functionality change. Manman Ren
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[llvm] r183485 - Don't cache the instruction info and register info objects. Bill Wendling
[llvm] r183488 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[llvm] r183489 - [objc-arc] Ensure that the cfg path count does not overflow when we multiply TopDownPathCount/BottomUpPathCount. Michael Gottesman
[llvm] r183490 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[llvm] r183491 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[llvm] r183492 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[compiler-rt] r183418 - tsan: use memory access size for Go after all Kostya Serebryany
[llvm] r183493 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[llvm] r183494 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[PATCH] ARM: fix VMOVvnf32 decoding Amaury de la Vieuville
[PATCH] ARM: fix SRS decoding Amaury de la Vieuville
[llvm] r183495 - Correct wrong register in this example, pointed out by Baoshan Pang. Duncan Sands
[dragonegg] r183496 - Don't bother trying to detect whether the always-inliner is needed or not, let Duncan Sands
[dragonegg] r183497 - Add test with inline asm rejected by GCC but accepted by us because the asm Duncan Sands
[polly] r183026 - Update isl to include isl_val changes Andy Gibbs
[compiler-rt] r183498 - [ASan] create separate configs for running ASan lit tests in both 32- and 64-bit mode. Clean up RUN-lines in tests. Alexey Samsonov
[compiler-rt] r183499 - Drop support for 32-bit PowerPC in sanitizer tools. Alexey Samsonov
[PATCH] Update code listings in LLVM tutorial Logan Chien
[dragonegg] r183503 - Creating release candidate final from release_33 branch Bill Wendling
[test-suite] r183504 - Creating release candidate final from release_33 branch Bill Wendling
[llvm] r183508 - Use proper exit code. Bill Wendling
[llvm] r183509 - Add a script to help us create source tar balls for the release. Bill Wendling
[llvm] r183512 - Fold variable that's only used in assert into the assert. Benjamin Kramer
vector data types support in the LLVM interpreter part 3 Veselov, Yuri
vector data types support in the LLVM interpreter part 3 Duncan Sands
[compiler-rt] r183517 - [sanitizer] ioctl interceptor. Evgeniy Stepanov
[compiler-rt] r183518 - [sanitizer] Fix windows build. Evgeniy Stepanov
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Shankar Kalpathi Easwaran
[llvm] r183521 - Optimize BitVector::all(). Benjamin Kramer
[PATCH] X86: Stop LEA64_32r lying about its operands Tim Northover
[PATCH] ARM: fix CPS decoding Amaury de la Vieuville
[llvm] r183521 - Optimize BitVector::all(). Jay Foad
[compiler-rt] r183523 - [sanitizer] Fix Android build. Evgeniy Stepanov
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Manish Verma
[PATCH][X86_64/MC] Towards usable Win64 exception handling Kai Nacke
[compiler-rt] r183524 - [ASan] An early return from InitializeAsanInterceptors() on Mac has been considered unobvious. Alexander Potapenko
[llvm] r183525 - BitVector: Do the right thing in all() when Size is a multiple of BITWORD_SIZE. Benjamin Kramer
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Aaron Ballman
[llvm] r183521 - Optimize BitVector::all(). Benjamin Kramer
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Tim Northover
R600/SI: Intrinsics for derivatives Michel Dänzer
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[llvm] r183526 - [llvm-symbolizer] rewrite r183213 in a more clear way Alexey Samsonov
[llvm] r183213 - [llvm-symbolizer] Avoid calling slow getSymbolSize for Mach-O files. Assume that symbols with zero size are in fact large enough. Alexey Samsonov
[PATCH] Add support for subsections to the ELF assembler. Fixes PR8717. Rafael Espíndola
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Manish Verma
[PATCH] R600: Use a refined heuristic to choose when switching clause Vincent Lejeune
[compiler-rt] r183527 - [ASan] fix test case to use absolute paths Alexey Samsonov
[llvm] r183528 - R600: Remove an extra break in R600OptimizeVectorRegisters.cpp Vincent Lejeune
[compiler-rt] r183529 - [sanitizer] Handle SIOCGIFCONF ioctl. Evgeniy Stepanov
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Aaron Ballman
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Manish Verma
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Manish Verma
[PATCH] R600: Use a refined heuristic to choose when switching clause Tom Stellard
[llvm] r183532 - R600: Fix a potential iterator invalidation issue. Benjamin Kramer
[PATCH] Teach AsmPrinter how to print odd constants. Quentin Colombet
[llvm] r183532 - R600: Fix a potential iterator invalidation issue. Vincent Lejeune
[llvm] r183533 - Support OpenBSD's native frame protection conventions. Rafael Espindola
[llvm] r183532 - R600: Fix a potential iterator invalidation issue. Benjamin Kramer
Support OpenBSD's native frame protection conventions Rafael Espíndola
[PATCH] [ELF] Refactor File.h. Rui Ueyama
R600 Patches: Private memory fixes Vincent Lejeune
[PATCH] Add CHECK-UNIQ directive to FileCheck to allow more accurate error messages and error recovery Stephen Lin
SmallVector::insert() fix David Blaikie
[PATCH 1/2] TableGen: Generate a function for getting operand indices based on their defined names Jakob Stoklund Olesen
[PATCH] [ELF] Refactor File.h. Shankar Easwaran
[llvm] r183532 - R600: Fix a potential iterator invalidation issue. Vincent Lejeune
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[llvm] r183534 - [Object/COFF] BaseOfData field should be absent in PE32+. Rui Ueyama
SmallVector::insert() fix Howard Hinnant
[MC/DWARF] Support .debug_frame / .debug_line code alignment factors Ulrich Weigand
[MC/DWARF] Generate multiple .debug_line entries for adjacent .loc directives Ulrich Weigand
SmallVector::insert() fix David Blaikie
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Manish Verma
SmallVector::insert() fix Howard Hinnant
[MC/DWARF] Generate multiple .debug_line entries for adjacent .loc directives David Blaikie
[patch] FastISel omitting unused parameters hurts debug info David Blaikie
[PATCH] Fix for LLVM debug build failure on Windows + MSVC2010SP1 Aaron Ballman
[llvm] r183537 - Fix a typo in asm string of BP* family of instructions. With this fix Roman Divacky
[llvm] r183539 - Make operator== non-member for greater symmetry. Rafael Espindola
[PATCH] Teach AsmPrinter how to print odd constants. Jim Grosbach
[llvm] r183354 - Rename operator== parameter to `RHS`. Rafael Espíndola
[llvm] r183540 - Use isxdigit. Rafael Espindola
[llvm] r183345 - Add writeAsBinary(raw_ostream &) method to BinaryRef. Rafael Espíndola
[compiler-rt] r183529 - [sanitizer] Handle SIOCGIFCONF ioctl. Lang Hames
[PATCH] ARM FastISel integer sext/zext improvements Eric Christopher
[llvm] r183541 - Vincent says the element is at most once in the vector, so we don't need a full std::remove. Benjamin Kramer
[llvm] r183532 - R600: Fix a potential iterator invalidation issue. Benjamin Kramer
[compiler-rt] r183529 - [sanitizer] Handle SIOCGIFCONF ioctl. Evgeniy Stepanov
[llvm] r183543 - DIBuilder: No functionality change. Manman Ren
[llvm] r183544 - Teach AsmPrinter how to print odd constants. Quentin Colombet
[PATCH] Teach AsmPrinter how to print odd constants. Quentin Colombet
[compiler-rt] r183529 - [sanitizer] Handle SIOCGIFCONF ioctl. Evgeniy Stepanov
[llvm] r183546 - No functionality change. Manman Ren
[llvm] r183539 - Make operator== non-member for greater symmetry. Sean Silva
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Michael Spencer
[llvm] r183345 - Add writeAsBinary(raw_ostream &) method to BinaryRef. Sean Silva
[llvm] r183540 - Use isxdigit. Sean Silva
[PATCH] Update code listings in LLVM tutorial Sean Silva
[llvm] r183540 - Use isxdigit. Rafael Espíndola
[PATCH] Internal option to warn on a given stack size. Sean Silva
[llvm] r183548 - Add explicit link targets to some headers in LangRef.rst Eli Bendersky
[llvm] r183534 - [Object/COFF] BaseOfData field should be absent in PE32+. Sean Silva
Change how globalopt handles aliases in llvm.used Rafael Espíndola
[PATCH] Change how globalopt handles aliases in llvm.used Rafael Ávila de Espíndola
[PATCH] Refine the ARM EHABI test cases. Rafael Ávila de Espíndola
[llvm] r183549 - R600: Don't compare iterators of different maps. Benjamin Kramer
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[llvm] r183551 - ARM FastISel integer sext/zext improvements JF Bastien
[PATCH] ARM FastISel integer sext/zext improvements JF Bastien
[llvm] r183552 - Add a backend option to warn on a given stack size limit. Quentin Colombet
[lld] r183553 - [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[PATCH] Internal option to warn on a given stack size. Quentin Colombet
[PATCH] [LayoutPass] Add a method to check the followon graph structure. Rui Ueyama
[llvm] r183534 - [Object/COFF] BaseOfData field should be absent in PE32+. Rui Ueyama
[llvm] r183555 - Add more explicit link targets to headers in LangRef.rst Eli Bendersky
[llvm] r183549 - R600: Don't compare iterators of different maps. Tom Stellard
[compiler-rt] r183557 - Reverting r183529: Bill Wendling
[llvm] r183558 - R600: Remove unnecessary include Tom Stellard
[llvm] r183559 - R600: Move Subtarget feature definitions into AMDGPU.td Tom Stellard
[llvm] r183560 - R600: Fix the fetch limits for R600 generation GPUs Tom Stellard
[llvm] r183561 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[compiler-rt] r183529 - [sanitizer] Handle SIOCGIFCONF ioctl. Bill Wendling
[llvm] r183562 - [docs] Add link to Microsoft PE/COFF Spec. Rui Ueyama
[llvm] r183565 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[llvm] r183566 - R600: Rework subtarget info and remove AMDILDevice classes Tom Stellard
[llvm] r183567 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[llvm] r183568 - R600: Fix calculation of stack offset in AMDGPUFrameLowering Tom Stellard
[compiler-rt] r183529 - [sanitizer] Handle SIOCGIFCONF ioctl. Lang Hames
SmallVector::insert() fix Michael Ilseman
[llvm] r183570 - Remove unused c'tor. Bill Wendling
[llvm] r183571 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[llvm] r183572 - Don't cache the instruction and register info from the TargetMachine, because Bill Wendling
[lld] r183573 - Fix handling of files without a symbol table. Rafael Espindola
[llvm] r183574 - Explicit triple in warn stack size test cases to not depend on OS. Quentin Colombet
[llvm] r183543 - DIBuilder: No functionality change. Eric Christopher
[PATCH] ARM: fix CPS decoding Renato Golin
[llvm] r183562 - [docs] Add link to Microsoft PE/COFF Spec. Sean Silva
[llvm] r183552 - Add a backend option to warn on a given stack size limit. Rafael Espíndola
[llvm] r183552 - Add a backend option to warn on a given stack size limit. Quentin Colombet
[llvm] r183552 - Add a backend option to warn on a given stack size limit. Rafael Espíndola
[debuginfo-tests] r183576 - We've got the type right, which has broken these tests - but now we need to get the location information correct that the type was papering over David Blaikie
[llvm] r183579 - Revert commits related to stack warning. Quentin Colombet
[llvm] r183552 - Add a backend option to warn on a given stack size limit. Quentin Colombet
[llvm] r183581 - Disallow i64 div/rem in PPC32 counter loops Hal Finkel
[llvm] r183584 - Fix an assertion in MemCpyOpt pass. Shuxin Yang
[llvm] r183587 - Add missing zextloadi1 to i64 patterns. PR16721. Jakob Stoklund Olesen
[llvm] r183589 - Remember the anyext patterns. Jakob Stoklund Olesen
[PATCH 1/2] TableGen: Generate a function for getting operand indices based on their defined names Tom Stellard
[llvm] r183592 - R600: Anti dep better handled in tex clause Vincent Lejeune
[llvm] r183593 - R600: Use a refined heuristic to choose when switching clause Vincent Lejeune
[llvm] r183543 - DIBuilder: No functionality change. Manman Ren
[llvm] r183584 - Fix an assertion in MemCpyOpt pass. Eli Friedman
[llvm] r183581 - Disallow i64 div/rem in PPC32 counter loops Chris Lattner
[llvm] r183581 - Disallow i64 div/rem in PPC32 counter loops Hal Finkel
[llvm] r183595 - Reapply r183552. This time, use a standard type for the option to avoid template Quentin Colombet
[llvm] r183552 - Add a backend option to warn on a given stack size limit. Quentin Colombet
[llvm] r183596 - [mips] Use a helper function which compares the size of the source and Akira Hatanaka
[llvm] r183551 - ARM FastISel integer sext/zext improvements Sean Silva
[Mesa-dev] R600/SI: Intrinsics for derivatives Tom Stellard
[llvm] r183551 - ARM FastISel integer sext/zext improvements JF Bastien
R600/SI: Intrinsics for derivatives Tom Stellard
[llvm] r183584 - Fix an assertion in MemCpyOpt pass. Shuxin Yang
[llvm] r183601 - Fix unused variable warning from my previous patch. JF Bastien
[llvm] r183551 - ARM FastISel integer sext/zext improvements JF Bastien
[PATCH] readobj: Dump PE/COFF optional records. Rui Ueyama
[llvm] r183543 - DIBuilder: No functionality change. Eric Christopher
[lld] r183603 - [WinLink] Fix use-after-return. Rui Ueyama
[llvm] r183584 - Fix an assertion in MemCpyOpt pass. Duncan Sands
[lld] r183604 - [PECOFF][Driver] Add -stack command line option. Rui Ueyama
[llvm] r183584 - Fix an assertion in MemCpyOpt pass. Shuxin Yang
[llvm] r183605 - Don't artifically restrict input object size. Sean Silva
[llvm] r183605 - Don't artifically restrict input object size. Sean Silva
[llvm] r183606 - Fix a potential bug in r183584. Shuxin Yang
[llvm] r183607 - Update code listings in LLVM tutorial. Logan Chien
[PATCH] Update code listings in LLVM tutorial Logan Chien
[PATCH] ARM: fix CPS decoding Amaury de la Vieuville
[llvm] r183608 - ARM: fix VCVT decoding Amaury de la Vieuville
[llvm] r183610 - ARM: fix CPS decoding when ambiguous with QADD Amaury de la Vieuville
[PATCH] Refine the ARM EHABI test cases. Logan Chien
[llvm] r183611 - ARM: enforce SRS decoding constraints Amaury de la Vieuville
[llvm] r183612 - ARM: fix VMOVvnf32 decoding when ambiguous with VCVT Amaury de la Vieuville
[PATCH] ARM: fix CPS decoding Amaury de la Vieuville
[PATCH] ARM: fix SRS decoding Amaury de la Vieuville
[PATCH] ARM: fix VMOVvnf32 decoding Amaury de la Vieuville
[PATCH] ARM: fix VCVT decoding when UNDEF Amaury de la Vieuville
[PATCH] ARM: fix CPS decoding Renato Golin
[llvm] r183613 - [Sparc] Delete FPMover Pass and remove Fp* Pseudo-instructions from Sparc backend. Venkatraman Govindaraju
[PATCH] llvm::sys::process: Use GetCurrentProcessId to get PID on Windows Reid Kleckner
[PATCH] llvm::sys::process: Use GetCurrentProcessId to get PID on Windows Kim Gräsman
[PATCH] ARM FastISel fix load register classes JF Bastien
[PATCH] ARM FastISel fix sext/zext fold JF Bastien
[PATCH] ARM FastISel fix sext/zext fold JF Bastien
[patch] FastISel omitting unused parameters hurts debug info JF Bastien
[PATCH] llvm::sys::process: Use GetCurrentProcessId to get PID on Windows Aaron Ballman
[PATCH] Allow blocks to be merged when one has an undef input to a phi. Mark Lacey
[PATCH] ARM FastISel fix load register classes Renato Golin
[PATCH] Make DeadArgElimination more conservative with va_arg functions Tim Northover
[PATCH] llvm::sys::process: Use GetCurrentProcessId to get PID on Windows Kim Gräsman
Merge r182190 to 3.3 Tim Northover
[lld] r183622 - [PECOFF][Driver] Add -heap command line option. Rui Ueyama
[PATCH] ARM FastISel fix load register classes JF Bastien
[PATCH] readobj: Dump PE/COFF optional records. Rafael Ávila de Espíndola
[PATCH] ARM FastISel fix load register classes Renato Golin
[PATCH] Fix ARM unwind opcode assembler in several cases. Rafael Ávila de Espíndola
[PATCH] ARM FastISel fix load register classes JF Bastien
[llvm] r183623 - TargetLowering: Clean up method description comments David Majnemer
[PATCH] readobj: Dump PE/COFF optional records. Rui Ueyama
[PATCH] ARM FastISel fix load register classes Renato Golin
[PATCH] readobj: Dump PE/COFF optional records. Rui Ueyama
[PATCH] Make DeadArgElimination more conservative with va_arg functions Rafael Espíndola
R600/SI: Intrinsics for derivatives Tom Stellard
[PATCH] readobj: Dump PE/COFF optional records. Rafael Ávila de Espíndola
[llvm] r183624 - ARM FastISel fix load register classes JF Bastien
[PATCH] ARM FastISel fix load register classes JF Bastien
[PATCH] readobj: Dump PE/COFF optional records. Rui Ueyama
[llvm] r183625 - Make DeadArgumentElimination more conservative on variadic functions Tim Northover
[llvm] r183624 - ARM FastISel fix load register classes Chandler Carruth
[PATCH] ARM FastISel fix load register classes Chandler Carruth
[llvm] r183624 - ARM FastISel fix load register classes JF Bastien
[llvm] r183624 - ARM FastISel fix load register classes Chandler Carruth
[llvm] r183624 - ARM FastISel fix load register classes Tim Northover
Merge r182190 to 3.3 Bill Wendling
Merge r182190 to 3.3 Tim Northover
please review - llvm test-suite patch reed kotler
[llvm] r183624 - ARM FastISel fix load register classes JF Bastien
[llvm] r183626 - Removed PackedDouble domain from scalar instructions. Added more formats for the scalar stuff. Elena Demikhovsky
[PATCH] InstCombine: Be more agressive optimizing 'udiv' instructions with 'select' denominators David Majnemer
[PATCH] InstCombine: Optimize (1 << X) UPred CstP2 to X UPred Log2(CstP2) David Majnemer
[llvm] r183627 - Fix ARM unwind opcode assembler in several cases. Logan Chien
[PATCH] Fix ARM unwind opcode assembler in several cases. Logan Chien
[llvm] r183628 - Refine the ARM EHABI test cases. Logan Chien
[PATCH] Refine the ARM EHABI test cases. Logan Chien
[llvm] r183629 - Add a const version of findNearestCommonDominator to PostDom for convenience. Benjamin Kramer
[llvm] r183630 - tblgen: always lookup values from the original vector as it could be grown under our feet. Benjamin Kramer
[PATCH] ARM FastISel fix load register classes Renato Golin
[PATCH] InstCombine: Be more agressive optimizing 'udiv' instructions with 'select' denominators Duncan Sands
[PATCH] InstCombine: Optimize (1 << X) UPred CstP2 to X UPred Log2(CstP2) Duncan Sands
[PATCH] InstCombine: Be more agressive optimizing 'udiv' instructions with 'select' denominators David Majnemer
[PATCH] Add test for ARM FastISel load/store register classes JF Bastien
[PATCH] Add test for ARM FastISel load/store register classes Renato Golin
[PATCH] InstCombine: Optimize (1 << X) UPred CstP2 to X UPred Log2(CstP2) David Majnemer
[llvm] r183630 - tblgen: always lookup values from the original vector as it could be grown under our feet. Arnold
[llvm] r183633 - Fix a regression I introduced when I expanded the complex pseudos in Reed Kotler
[PATCH] InstCombine: Optimize (1 << X) UPred CstP2 to X UPred Log2(CstP2) David Majnemer
[llvm] r183633 - Fix a regression I introduced when I expanded the complex pseudos in David Majnemer
[llvm] r183634 - Add test for ARM FastISel load/store register classes JF Bastien
[PATCH] Add test for ARM FastISel load/store register classes JF Bastien
[PATCH] ARM FastISel fix load register classes JF Bastien
[llvm] r183624 - ARM FastISel fix load register classes JF Bastien
[llvm] r183633 - Fix a regression I introduced when I expanded the complex pseudos in reed kotler
[polly] r183635 - Refactor: Move the IRAccess building code to a new function. Hongbin Zheng
[llvm] r183633 - Fix a regression I introduced when I expanded the complex pseudos in Eric Christopher
[llvm] r183633 - Fix a regression I introduced when I expanded the complex pseudos in reed kotler
[llvm] r183613 - [Sparc] Delete FPMover Pass and remove Fp* Pseudo-instructions from Sparc backend. Chris Lattner
[PATCH] [PECOFF] Refactoring: Split FileCOFF c'tor. No functionality change. Rui Ueyama

Last message date: Sun Jun 9 22:29:46 PDT 2013
Archived on: Tue Aug 4 17:10:21 PDT 2015

Messages sorted by: [ thread ] [ subject ] [ author ]
More info on this list...

This archive was generated by Pipermail 0.09 (Mailman edition).