[PATCH] ARM FastISel fix load register classes

JF Bastien jfb at google.com
Sat Jun 8 12:23:37 PDT 2013


The register classes when emitting loads weren't quite restricting enough,
leading to MI verification failure on the result register.

These are new failures that weren't there the first time I tried enabling
ARM FastISel for new targets.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130608/300426aa/attachment.html>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: fastisel-fix-load-register-class.patch
Type: application/octet-stream
Size: 1627 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130608/300426aa/attachment.obj>


More information about the llvm-commits mailing list