[llvm] r183624 - ARM FastISel fix load register classes

[JF Bastien]

> Is this something you can add a regression test that specifically
exercises the issue so we don't regress? (I realize that you can likely
reproduce this just be enabling various verifiers on existing tests, or
enabling fast isel on them, but it'd be good to explicitly test the things
you end up fixing.

All that's needed is emitting LDRBi12 and enabling MI validation, so yes. I
can add a test for just that if you think it's useful.

In the end I think register classes are kind of broken on ARM, I'd like to
fix it once I'm done with a few PNaCl things.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20130608/bb726bb9/attachment.html>