[llvm] [RISCV] Use RISCVRegisterInfo::isRVVRegClass to replace IsScalableVector in storeRegToStackSlot/loadRegFromStackSlot. NFC (PR #139979)
Philip Reames via llvm-commits
llvm-commits at lists.llvm.org
Thu May 15 07:14:13 PDT 2025
https://github.com/preames approved this pull request.
LGTM
https://github.com/llvm/llvm-project/pull/139979
More information about the llvm-commits
mailing list