[llvm] [DAG] SimplifyDemandedBits - if we're just demanding a single shifted down sign bit, try to shift down the MSB directly (PR #114967)

Jay Foad via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 5 05:11:38 PST 2024


jayfoad wrote:

> Yes at the moment its always the `(and (srl X, C), 1)` pattern AFAICT - if we're not going to try to extend this in the future then we can move it DAGCombine

I'm struggling to think of any other pattern where SRL by 31 would be better than SRL by a different constant.

https://github.com/llvm/llvm-project/pull/114967


More information about the llvm-commits mailing list