[llvm] MachineSSAUpdater: use all vreg attributes instead of reg class only (PR #78431)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Sun Feb 25 06:52:52 PST 2024

Previous message: [llvm] MachineSSAUpdater: use all vreg attributes instead of reg class only (PR #78431)
Next message: [llvm] [AArch64] Improve lowering of truncating build vectors (PR #81960)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arsenm approved this pull request.


https://github.com/llvm/llvm-project/pull/78431

Previous message: [llvm] MachineSSAUpdater: use all vreg attributes instead of reg class only (PR #78431)
Next message: [llvm] [AArch64] Improve lowering of truncating build vectors (PR #81960)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list