[llvm] [RISCV] Fix scheduling info for C_FSW and C_FSWSP. (PR #82339)

[Yingwei Zheng via llvm-commits]

================
@@ -368,7 +368,7 @@ def C_SW : CStore_rri<0b110, "c.sw", GPRC, uimm7_lsb00>,
 let DecoderNamespace = "RISCV32Only_",
     Predicates = [HasStdExtCOrZcfOrZce, HasStdExtF, IsRV32]  in
 def C_FSW  : CStore_rri<0b111, "c.fsw", FPR32C, uimm7_lsb00>,
-             Sched<[WriteFST32, ReadStoreData, ReadMemBase]> {
+             Sched<[WriteFST32, ReadFStoreData, ReadFMemBase]> {
----------------
dtcxzyw wrote:

Yeah, FP load instructions should use `ReadFMemBase`.


https://github.com/llvm/llvm-project/pull/82339