[llvm] [AArch64][SVE] Add intrinsincs to assembly mapping for svpmov (PR #81861)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 19 06:35:11 PST 2024
================
@@ -3610,15 +3621,10 @@ def int_aarch64_sve_extq : AdvSIMD_2VectorArgIndexed_Intrinsic;
//
// SVE2.1 - Move predicate to/from vector
//
-def int_aarch64_sve_pmov_to_pred_lane :
- DefaultAttrsIntrinsic<[LLVMScalarOrSameVectorWidth<0, llvm_i1_ty>],
- [llvm_anyvector_ty, llvm_i32_ty],
- [IntrNoMem, ImmArg<ArgIndex<1>>]>;
----------------
CarolineConcatto wrote:
Can we add `let TargetPrefix = "aarch64" in { and` still keep the definitions here?
As they do not repeat and we have all the definitions for pmov
https://github.com/llvm/llvm-project/pull/81861
More information about the llvm-commits
mailing list