[llvm] r323676 - [MachineVerifier] Add check that renamable operands aren't reserved registers.
Galina Kistanova via llvm-commits
llvm-commits at lists.llvm.org
Tue Jan 30 15:00:09 PST 2018
Hello Geoff,
This commit broke the test CodeGen/AArch64/machine-outliner.mir on one of
our builders:
r323676
http://lab.llvm.org:8011/builders/llvm-clang-x86_64-expensive-checks-win/builds/7621
. . .
Failing Tests (3):
LLVM :: CodeGen/AArch64/machine-outliner.mir
LLVM :: CodeGen/ARM/pr25838.ll
LLVM :: DebugInfo/X86/string-offsets-multiple-cus.ll
Previous revision:
http://lab.llvm.org:8011/builders/llvm-clang-x86_64-expensive-checks-win/builds/7624
Please have a look?
Thanks
Galina
On Mon, Jan 29, 2018 at 10:57 AM, Geoff Berry via llvm-commits <
llvm-commits at lists.llvm.org> wrote:
> Author: gberry
> Date: Mon Jan 29 10:57:07 2018
> New Revision: 323676
>
> URL: http://llvm.org/viewvc/llvm-project?rev=323676&view=rev
> Log:
> [MachineVerifier] Add check that renamable operands aren't reserved
> registers.
>
> Summary:
>
> Reviewers: qcolombet, MatzeB
>
> Subscribers: arsenm, sdardis, nhaehnle, mcrosier, llvm-commits
>
> Differential Revision: https://reviews.llvm.org/D42449
>
> Modified:
> llvm/trunk/lib/CodeGen/MachineVerifier.cpp
>
> Modified: llvm/trunk/lib/CodeGen/MachineVerifier.cpp
> URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/
> CodeGen/MachineVerifier.cpp?rev=323676&r1=323675&r2=323676&view=diff
> ============================================================
> ==================
> --- llvm/trunk/lib/CodeGen/MachineVerifier.cpp (original)
> +++ llvm/trunk/lib/CodeGen/MachineVerifier.cpp Mon Jan 29 10:57:07 2018
> @@ -1101,12 +1101,14 @@ MachineVerifier::visitMachineOperand(con
> }
> }
> }
> - if (MO->isRenamable() &&
> - ((MO->isDef() && MI->hasExtraDefRegAllocReq()) ||
> - (MO->isUse() && MI->hasExtraSrcRegAllocReq()))) {
> - report("Illegal isRenamable setting for opcode with extra
> regalloc "
> - "requirements",
> - MO, MONum);
> + if (MO->isRenamable()) {
> + if ((MO->isDef() && MI->hasExtraDefRegAllocReq()) ||
> + (MO->isUse() && MI->hasExtraSrcRegAllocReq()))
> + report("Illegal isRenamable setting for opcode with extra
> regalloc "
> + "requirements",
> + MO, MONum);
> + if (MRI->isReserved(Reg))
> + report("isRenamable set on reserved register", MO, MONum);
> return;
> }
> } else {
>
>
> _______________________________________________
> llvm-commits mailing list
> llvm-commits at lists.llvm.org
> http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-commits
>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180130/bf6694b3/attachment.html>
More information about the llvm-commits
mailing list