[clang] [llvm] [RISC-V] Make EmitRISCVCpuSupports accept multiple features (PR #104917)

Piyou Chen via cfe-commits cfe-commits at lists.llvm.org
Tue Aug 20 21:26:37 PDT 2024


================
@@ -32,6 +32,8 @@ struct RISCVExtensionBitmask {
 };
 } // namespace RISCVExtensionBitmaskTable
 
+static constexpr unsigned RISCVFeatureBitSize = 2;
----------------
BeMg wrote:

Now it named FeatureBitSize and place in RISCVISAInfo.h

https://github.com/llvm/llvm-project/pull/104917


More information about the cfe-commits mailing list