[LLVMdev] TableGen syntax for matching a constant load

[Joerg Sonnenberger]

On Sat, Feb 26, 2011 at 02:04:54PM -0800, Jakob Stoklund Olesen wrote:
> 
> On Feb 26, 2011, at 1:36 PM, Joerg Sonnenberger wrote:
> 
> > On Sat, Feb 26, 2011 at 01:07:39PM -0800, Jakob Stoklund Olesen wrote:
> >> 
> >> You may want to consider using xorl+decl instead. It is also three
> >> bytes, and there are no false dependencies. The xor idiom is recognized
> >> by processors as old as Pentium 4 as having no dependencies.
> > 
> > Any examples of how to create more than one instructions for a given
> > pattern? There are some other cases I could use this for.
> 
> def : Pat<(i32 -1), (DEC32r (MOV32r0))>;

Hm. Right. This gives the me first set of size peep hole optmisations as
attached. I didn't add the above rule for 64bit builds, since it is
larger than the to-be-figured out OR32rmi8 / OR64rmi8.

Joerg
-------------- next part --------------
A non-text attachment was scrubbed...
Name: X86InstrCompiler.td.diff
Type: text/x-diff
Size: 876 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20110227/94a8caea/attachment.diff>