[llvm] [AArch64][llvm][tablegen] Restrict luti6 assembly (4 regs, 8-bit) to 0 <= Zn <= 7 (PR #200751)

via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 13 03:55:11 PDT 2026

Previous message: [llvm] [InstCombine] Optimize GEP comparisons with constant offsets (PR #208547)
Next message: [llvm] [AArch64][llvm][tablegen] Restrict luti6 assembly (4 regs, 8-bit) to 0 <= Zn <= 7 (PR #200751)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Lukacma approved this pull request.


https://github.com/llvm/llvm-project/pull/200751

Previous message: [llvm] [InstCombine] Optimize GEP comparisons with constant offsets (PR #208547)
Next message: [llvm] [AArch64][llvm][tablegen] Restrict luti6 assembly (4 regs, 8-bit) to 0 <= Zn <= 7 (PR #200751)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list