[llvm] [RISCV] Add register overlap checks to the assembler for vector indexed segment load (PR #184569)

via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 5 18:54:04 PST 2026

Previous message: [llvm] [RISCV] Add register overlap checks to the assembler for vector indexed segment load (PR #184569)
Next message: [llvm] [WebAssembly][FastISel] Omit redundant AND for zext of i8/i16 loads (PR #182240)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

joshua-arch1 wrote:

> LGTM

Could you merge this for me?

https://github.com/llvm/llvm-project/pull/184569

Previous message: [llvm] [RISCV] Add register overlap checks to the assembler for vector indexed segment load (PR #184569)
Next message: [llvm] [WebAssembly][FastISel] Omit redundant AND for zext of i8/i16 loads (PR #182240)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list