[llvm] DAG: Replace legal type check in EmitCopyFromReg (PR #177788)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 4 10:00:15 PST 2026

Previous message: [llvm] [Hexagon] Add post-RA live variables analysis (PR #179531)
Next message: [llvm] [X86] lower1BitShuffle - recognise a blend shuffle that can lower to AND/MASKZ pattern (PR #179717)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm wrote:

ping, I think this should still be reduced to the minimum to support the systemz case until that's fixed 

https://github.com/llvm/llvm-project/pull/177788

Previous message: [llvm] [Hexagon] Add post-RA live variables analysis (PR #179531)
Next message: [llvm] [X86] lower1BitShuffle - recognise a blend shuffle that can lower to AND/MASKZ pattern (PR #179717)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list