[llvm] [RISCV] Handle more cases when combining (vfmv.s.f (extract_subvector X, 0)) (PR #154175)

[Min-Yih Hsu via llvm-commits]

================
@@ -20738,12 +20738,22 @@ SDValue RISCVTargetLowering::PerformDAGCombine(SDNode *N,
         isNullConstant(Src.getOperand(1)) &&
         Src.getOperand(0).getValueType().isScalableVector()) {
       EVT VT = N->getValueType(0);
-      EVT SrcVT = Src.getOperand(0).getValueType();
+      SDValue EVSrc = Src.getOperand(0);
+      EVT SrcVT = EVSrc.getValueType();
----------------
mshockwave wrote:

Fixed

https://github.com/llvm/llvm-project/pull/154175