[llvm] [MachineScheduler][AArch64] Skip Neoverse V2 Pre-RA MISched for large vector intrinsic codes (PR #139557)

Sjoerd Meijer via llvm-commits llvm-commits at lists.llvm.org
Wed May 21 06:26:21 PDT 2025

Previous message: [llvm] [MachineScheduler][AArch64] Skip Neoverse V2 Pre-RA MISched for large vector intrinsic codes (PR #139557)
Next message: [llvm] dc29901 - [AMDGPU] PromoteAlloca: handle out-of-bounds GEP for shufflevector (#139700)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/sjoerdmeijer closed https://github.com/llvm/llvm-project/pull/139557

Previous message: [llvm] [MachineScheduler][AArch64] Skip Neoverse V2 Pre-RA MISched for large vector intrinsic codes (PR #139557)
Next message: [llvm] dc29901 - [AMDGPU] PromoteAlloca: handle out-of-bounds GEP for shufflevector (#139700)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list