[llvm] [WIP][AMDGPU][MC] Support 128b rsrc reg in mimg instructions (PR #139121)

via llvm-commits llvm-commits at lists.llvm.org
Tue May 20 11:01:40 PDT 2025


github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff HEAD~1 HEAD --extensions cpp -- llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp b/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
index 2bb691008..6d0bf9e94 100644
--- a/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
+++ b/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
@@ -4026,8 +4026,7 @@ bool AMDGPUAsmParser::validateMIMGR128(const MCInst &Inst,
   if (SrsrcRegSize == 4 && !IsR128) {
     auto Loc = getInstLoc(Operands);
     if (hasMIMG_R128())
-      Error(Loc,
-            "rsrc reg should be 256-bit, or the r128 flag is required");
+      Error(Loc, "rsrc reg should be 256-bit, or the r128 flag is required");
     else
       Error(Loc, "operands are not valid for this GPU or mode");
     return false;

``````````

</details>


https://github.com/llvm/llvm-project/pull/139121


More information about the llvm-commits mailing list