[llvm] [AMDGPU] Simplify getIns64. NFCI. (PR #139981)

Stanislav Mekhanoshin via llvm-commits llvm-commits at lists.llvm.org
Thu May 15 03:36:14 PDT 2025

Previous message: [llvm] [AMDGPU] Simplify getIns64. NFCI. (PR #139981)
Next message: [llvm] [RISCV] Use RISCVRegisterInfo::isRVVRegClass to replace IsScalableVector in storeRegToStackSlot/loadRegFromStackSlot. NFC (PR #139979)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rampitec wrote:

> Nice!

I mean... going down the rabbit hole of t16, you will inevitable come to this place.

https://github.com/llvm/llvm-project/pull/139981

Previous message: [llvm] [AMDGPU] Simplify getIns64. NFCI. (PR #139981)
Next message: [llvm] [RISCV] Use RISCVRegisterInfo::isRVVRegClass to replace IsScalableVector in storeRegToStackSlot/loadRegFromStackSlot. NFC (PR #139979)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list