[llvm] [RISCV] Use RISCVRegisterInfo::isRVVRegClass to replace IsScalableVector in storeRegToStackSlot/loadRegFromStackSlot. NFC (PR #139979)

Sam Elliott via llvm-commits llvm-commits at lists.llvm.org
Wed May 14 17:06:50 PDT 2025

Previous message: [llvm] [AMDGPU] Simplify getIns64. NFCI. (PR #139981)
Next message: [llvm] [RISCV] Use RISCVRegisterInfo::isRVVRegClass to replace IsScalableVector in storeRegToStackSlot/loadRegFromStackSlot. NFC (PR #139979)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lenary approved this pull request.


https://github.com/llvm/llvm-project/pull/139979

Previous message: [llvm] [AMDGPU] Simplify getIns64. NFCI. (PR #139981)
Next message: [llvm] [RISCV] Use RISCVRegisterInfo::isRVVRegClass to replace IsScalableVector in storeRegToStackSlot/loadRegFromStackSlot. NFC (PR #139979)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list