[llvm] [X86] SimplifyDemandedVectorEltsForTargetNode - handle 512-bit X86ISD::VPERMI with lower half demanded elts (PR #137139)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Thu Apr 24 02:41:37 PDT 2025

Previous message: [llvm] [X86] SimplifyDemandedVectorEltsForTargetNode - handle 512-bit X86ISD::VPERMI with lower half demanded elts (PR #137139)
Next message: [llvm] a2f00e1 - [RISCV] Add fixed-length patterns for disjoint or patterns for vwadd[u].v{v,x} (#136824)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon closed https://github.com/llvm/llvm-project/pull/137139

Previous message: [llvm] [X86] SimplifyDemandedVectorEltsForTargetNode - handle 512-bit X86ISD::VPERMI with lower half demanded elts (PR #137139)
Next message: [llvm] a2f00e1 - [RISCV] Add fixed-length patterns for disjoint or patterns for vwadd[u].v{v,x} (#136824)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list