[llvm] [NVPTX] support packed f32 instructions for sm_100+ (PR #126337)

Alex MacLean via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 22 15:24:02 PDT 2025


================
@@ -2439,13 +2462,13 @@ class LastCallArgInstVT<NVPTXRegClass regclass, ValueType vt> :
   NVPTXInst<(outs), (ins regclass:$a), "$a",
             [(LastCallArg (i32 0), vt:$a)]>;
 
-def CallArgI64     : CallArgInst<Int64Regs>;
+def CallArgI64     : CallArgInstVT<Int64Regs, i64>;
----------------
AlexMaclean wrote:

I think we may as well just remove the non-VT variants of these instructions. It would also be nice to use the `RegTyInfo` wrapper here. 

https://github.com/llvm/llvm-project/pull/126337


More information about the llvm-commits mailing list