[llvm] [RISCV] Add disjoint or patterns for vwadd[u].vv (PR #136716)

[Philip Reames via llvm-commits]

================
@@ -912,6 +912,29 @@ defm : VPatWidenBinarySDNode_VV_VX_WV_WX<add, sext_oneuse, "PseudoVWADD">;
 defm : VPatWidenBinarySDNode_VV_VX_WV_WX<add, zext_oneuse, "PseudoVWADDU">;
 defm : VPatWidenBinarySDNode_VV_VX_WV_WX<add, anyext_oneuse, "PseudoVWADDU">;
 
+// DAGCombiner::hoistLogicOpWithSameOpcodeHands may hoist disjoint ors
----------------
preames wrote:

I have saying this - but remember this only covers scalable types, and that you probably need a follow up patch for the fixed length variant.  

https://github.com/llvm/llvm-project/pull/136716