[llvm] [RISCV] Modify register type of extd* Xqcibm instructions (PR #134027)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 1 22:05:49 PDT 2025

Previous message: [llvm] [RISCV] Modify register type of extd* Xqcibm instructions (PR #134027)
Next message: [llvm] [RISCV] Modify register type of extd* Xqcibm instructions (PR #134027)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

topperc wrote:

What's the reason for this restriction?

https://github.com/llvm/llvm-project/pull/134027

Previous message: [llvm] [RISCV] Modify register type of extd* Xqcibm instructions (PR #134027)
Next message: [llvm] [RISCV] Modify register type of extd* Xqcibm instructions (PR #134027)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list