[llvm] [AMDGPU][True16][CodeGen] Skip combineDpp with t16 instructions (PR #128918)

Brox Chen via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 31 07:18:32 PDT 2025

Previous message: [llvm] a61cc1b - [AMDGPU][True16][CodeGen] Skip combineDpp with t16 instructions (#128918)
Next message: [llvm] [AArch64][SVE] Lower unpredicated loads/stores as fixed LDR/STR with -msve-vector-bits=128. (PR #127500)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/broxigarchen closed https://github.com/llvm/llvm-project/pull/128918

Previous message: [llvm] a61cc1b - [AMDGPU][True16][CodeGen] Skip combineDpp with t16 instructions (#128918)
Next message: [llvm] [AArch64][SVE] Lower unpredicated loads/stores as fixed LDR/STR with -msve-vector-bits=128. (PR #127500)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list