[llvm] AMDGPU GlobalISel Add64 support (PR #124763)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 30 20:01:06 PST 2025


================
@@ -737,6 +737,24 @@ def : ThreeOp_i32_Pats<and, or, V_AND_OR_B32_e64>;
 def : ThreeOp_i32_Pats<or, or, V_OR3_B32_e64>;
 def : ThreeOp_i32_Pats<xor, add, V_XAD_U32_e64>;
 
+let SubtargetPredicate = isGFX940Plus in {
----------------
arsenm wrote:

Preferable to have this be a has-instruction type predicate 

https://github.com/llvm/llvm-project/pull/124763


More information about the llvm-commits mailing list