[llvm] [MachineCP] Correctly handle register masks and sub-registers (PR #122472)

David Green via llvm-commits llvm-commits at lists.llvm.org
Sat Jan 11 06:03:49 PST 2025

Previous message: [llvm] [MachineCP] Correctly handle register masks and sub-registers (PR #122472)
Next message: [llvm] VT: teach isImpliedCondMatchingOperands about samesign (PR #122474)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/davemgreen approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/122472

Previous message: [llvm] [MachineCP] Correctly handle register masks and sub-registers (PR #122472)
Next message: [llvm] VT: teach isImpliedCondMatchingOperands about samesign (PR #122474)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list