[llvm] [RISCV] Prefer strided store for interleave store with one lane active (PR #119027)

[Craig Topper via llvm-commits]

================
@@ -21906,6 +21906,7 @@ bool RISCVTargetLowering::lowerInterleavedStore(StoreInst *SI,
                                                 ShuffleVectorInst *SVI,
----------------
topperc wrote:

Just to double check. The caller of this already verified the store is non-volatile and non-atomic? I should have asked that in the load patch.

https://github.com/llvm/llvm-project/pull/119027